

RACAL-DANA

RACAL-DANA INSTRUMENTS INC.

4 Goodvear Street, P.O. Box C-19541, Irvine, CA 92713 Telephone: 714/859-8999, TWX: 910-595-1136, TLX: 67-8341

RACAL-DANA INSTRUMENTS LTD.

Hardley Industrial Estate, Hythe, Southampton, Hampshire, 504 6ZH, England Telephone, (0703) 843265, FAX. (0703) 848919, TLK, 47600

RACAL-DANA INSTRUMENTS S.A.

18 Avenue Dutartre, 78150 La Chesnay, France Talephone: (1) 3-955-8888, TLX: 697 215

RACAL-DANA INSTRUMENTS GMbH.

Hermannstrasse 29. D-6078 Neu Isanburg, Federal Republic of Germany Telephone: 06102-2861/2, TLX: 412896

RACAL-DANA INSTRUMENTS ITALIA sri.

- Via Mecenate 84/A, 20138 Milano MI, Italy Talegnone, (02) 5062767, (02) 5052686, (02) 503444 TLK 315697

ROGE

PUBLICATION DATE: DECEMBER 1988

	•	
+		

FOR YOUR SAFETY

Before undertaking any maintenance procedure, whether it be a specific troubleshooting or maintenance procedure described herein or an exploratory procedure aimed at determining whether there has been a malfunction, read the applicable section of this manual and note carefully the WARNING and CAUTION notices contained therein.

The equipment described in this manual contains voltage hazardous to human life and safety and which is capable of inflicting personal injury. The cautionary and warning notes are included in this manual to alert operator and maintenance personnel to the electrical hazards and thus prevent personal injury and damage to equipment.

If this instrument is to be powered from the AC line (mains) through an autotransformer (such as a Variac or equivalent) ensure that the common connector is connected to the neutral (earthed pole) of the power supply.

Before operating the unit ensure that the protective conductor (green wire) is connected to the ground (earth) protective conductor of the power outlet. Do not defeat the protective feature of the third protective conductor in the power cord by using a two conductor extension cord or a three-prong/two-prong adaptor.

Maintenance and calibration procedures contained in this manual sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures carefully and heed Warnings to avoid "live" circuit points to ensure your personal safety.

Before operating this instrument:

- 1. Ensure that the instrument is configured to operate on the voltage available at the power source. See Installation Section.
- 2. Ensure that the proper fuse is in place in the instrument for the power source on which the instrument is to be operated.
- 3. Ensure that all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If at any time the instrument:

- Fails to operate satisfactorily
- Shows visible damage
- Has been stored under unfavorable conditions
- Has sustained stress

It should not be used until its performance has been checked by qualified personnel.

Ť				
	-			
		,		
	y 1 44 − 1		ing the state of t	
			to de de V	Karakatan Karakatan Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn
₹' · ·				
. 2				
	-			
				•
(
		•		
			,	

TABLE OF CONTENTS

Section	<u>Title</u>	Page
1	GENERAL INFORMATION	1-1
1.1	Introduction	1 1
1.2	City mart	11
1.3	Specifications	• • TT
1.4	Safaty	• TT !
1.5	Product Support	* T T !
1.6	General Description	* TT t
1.6.2	Special Functions	* TT.
1.6.3	GPTR Interface	· T t
	Models 1995/1996-02 M	711
$\frac{1.6.4}{1.7}$	Options	.1-17
2	INSTALLATION & PREPARATION FOR USE	2-1
$\frac{-}{2.1}$	Introduction	2-1
2.2	Unnacking and Inspection	4-1
2.3	Reshipment Instructions	4 -1
2.4	Rongh Operation	Z-1
2.5	Fourthment Rack Installation	43 – 1.
2.5.2	Fixed-Mount Option 60 Installation	2 2
2.5.3	Slide-Mount Option 65 Installation	ი 19
2.6	Miscellaneous Option Installation	9_19
2.6.1	Rear-Panel Input Option 01	2_15
2.6.2	High-Stability Oven Oscillator Option 04E	2-16
2.7	Power Connections	2-16
2.7.2 -	Line Voltage Selection	2-17
2.7.3	Power Cord and Grounding	2-18
2.8	Storage and Temperature	2-18
2.9	Introduction	2-18
2.9.1		
3	LOCAL OPERATION	3-1
3.1	Introduction	3-1
3.2	General Operating Information	3-1
3.2.2	Power-On and Self Test	3-1
3.2.3	Home State	3-2
3.2.4	Main Display	3-2
3.2.5	Keyboard Organization	3-3
3. 3	Front Panel Features	3-3
3.3.1	Rear Panel Features	3-14
3.3.2	Operating Procedures	3-15
3.4	Measurement Functions	3-15
3.4.1	Trigger Level Setting	3-27
$\frac{3.4.2}{1.4.2}$	Gate Time and Resolution	3-29
3.4.3	Dolay Modo	3-23
3.4.4 3.4.5	Arming/Gating Selection	3~30
3.4.6	Math Function $(R-X)Y/Z$	
3.4.7	Statistical Functions/(n) Samples	3-31
3.4.8	Special Functions	3-32
3.4.9	Error Codes	3-35

TABLE OF CONTENTS (Cont'd)

Section	<u>Title</u>	Page
	SYSTEM OPERATION	4-1
4	General Purpose Interface Bus	4-1
4.1	Introduction	4-1
4.1.1	GPIB Description	4-2
4.2	GPIB Handshake	4-5
4.2.3	GPIB Address Assignment	1-8
4.3	GPIB Address Assignment	Λ-11
4.4	Interface Message Repertoire and Response	4-11
4.4.1	Introduction	.
4.4.2	Listen and Talk Address Commands	4_11 4_11
4.4.3	Addressed and Universal Commands	· "±—± ± - 1 1 1
4.5	GPIB Operating Modes	• 1 — 1 4 •
4.5.1	Introduction	4-14 4-14
4.5.2	Talk-Only Mode	4-15
4.5.3	Addressed Mode	. 4-15 1-15
4.6	Output Message Format (Talker)	4 15
4.6.1	Introduction	4 90
4.7	Service Request (SRQ) Status Byte	4-20
4.7.1	Introduction	4 01
4.8	Input Commands (Listener)	4-21
4.8.1	Introduction	4-21
4.8.2	Device-Dependent Commands	4-22
4.9	GPIB Errors	. 4-37
	THEORY OF OPERATION	5-1
5	Introduction	5-1
5.1	Functional Blocks	5-1
5.2 5.2.2	Overall Functional Operation	5-2
	Theory of Operation by Block	5-5
5.3	Introduction	. 5-5
5.3.1	- Channel A/B Block	5-7
5.3.2	Channel C Block	5-15
5.3. 3	Measurement Logic Block	5-17
5.3.4	Display/Keyboard Block	5-21
5.3.5	Microprocessor Block	5-24
5.3.6	Power Supply Block	5-28
5.3.7	External Arming/Gating Block	5-28
5.3.8	Internal Gate Timer Block	. 5-30
5.3.9	External Reference Multiplier Block	.5-32
5.3.10 5.3.11	Channel D Block	. 5-36
5.3.12	GPIB Block	. 5-37
0.3.12		
6	MAINTENANCE	6-1
6.1	Performance Tests	6-1
6.2	Required Equipment for Performance Tests	6-1
6.3	Performance Test Procedures	6-3
6.4	Calibration	.6-22
6.5	Required Equipment for Calibration	.6-22
6.6	Calibration Procedure	.6-22
6.7	Verification Procedure	. 6-23
6.8	Internal Reference Adjustment	6-23
6.8.3	Reference Oscillator Frequency Check	.6-24
6.8.4	Adjustment Procedure	. 6-24
7	DRAWINGS	7-1
8	PARTS LIST	
ð	TARIO HIDI	01

LIST OF ILLUSTRATIONS

	Figure	<u>Title</u>	Page
	1.1	Models 1995/1996 Universal Timer/Counter (1996 Shown)	.viii
	2.1	Rived Mount Angle-Bracket Detail	. 4-4
	2.2	Poor Corner Foot, Side Panel, and Handle Detail	. 4-4
	2.3	Tooding the Alignment Blocks	. 4-0
	2.4A/B	Slide-Mount and Bracket Assembly	. 4-1
	2.5	The End Clide Mount Dock Dimensions	. 4 ⁻³
	2.6	Slide-Mount and Instrument Assembly (with Inset)	Z11
ı	2.7	Poor-Ponel Input (Ontion (1)) Installation	2-1-1
	2.8	Option 04E Installation	2-13
	2.9	ACTing Voltage Selection	Z-1
	3.1	Trigger Level Setting	1_1 1_1
	4.1	GPIR Connector (Rear Panel)	• 4 - 7
	4.2	Interface Signal Pin Assignments	1-6
	4.3	Handshake Sequence	47
	4.4	Handshake Flow Chart	5-4
	5.1	Simplified Overall Block Diagram	5-8
•	5.2	Simplified Block Diagram for Channel A/B	5-9
,	5.3	Input Switch Circuitry for AC/DC and Attenuator	5-10
	5.4	Start/Stop Buffer Amplifier Stage	5-12
f	5.5	Level Shifting and Hysteresis Control	5-13
	5.6	Simplified Schematic for the Auto-Trigger Start Circuitry	5-15
	5.7	Simplified Block Diagram for Channel C (1996)	5-16
ļ	5.8	Simplified Diagram for the Measurement Logic Block	5-19
	5.9	Simplified Schematic for the Synchronization Circuitry	5-19
	5.10	Simplified Diagram of the TEC Interpolator	5-21
16	5.11 5.12	Simplified Schematic for the Display Board	5-23
, , , ;	5.13	Simplified Schematic for the Microprocessor Block	. 5−2 ‡
) · · · · · · · · · · · · · · · · · · ·	5.13 5.14	Simplified Diagram for the External Arming/Gating Block	. 5-50
	5.15	Simplified Schematic for the Internal Gate Timer	.5-32
	5.16	Simplified Diagram for the External Frequency	
	3.10	Multiplier Block	. 5-33
	5.17	Input Circuit and Pulse Generalor	. J –J –
	5.18	Phase-Locked Loop-Controlled Oscillator	. ၁–১২
	5.19	External Reference Detector	. 5-50
1	5.20	Simplified Block Diagram for Channel D	. 5-37
	5.21	Simplified Diagram for the GPIB Block	. 5-38
r	6.1	Internal Reference Adjustment Setup	.6-24

LIST OF TABLES

<u>Table</u>	<u>Title</u>	Page
1.1	Technical Specifications	1-2
3.1	Front-Panel Controls, Indicators, and Connectors	3-4
3.2	Rear-Panel Controls and Connectors	3-14
3.3	Frequency Measurement	3-16
3.4	Period Measurement	3-17
3.5	Time Interval Measurement	3-18
3.6	Total A by B Measurement	3-19
3.7	Manual Totalize Measurement	3-20
3.8	Ratio A/B and C/B Measurements	3-21
3.9	Positive/Negative Pulse Width Measurements	3-22
3.10	Rise A/Fall A Measurements	3-23
3.11	Phase A rel B Measurement	3-24
3.12	Duty A Measurement	3-25
3.13	Slew A Measurement	3-26
3.14	Special Functions (SFs)	3-33
3.15	Error Codes	3-35
3.16	Non-Vol Memory Locations	3-37
4.1	IEEE-488-1978 Standard Interface Subset Capability	. 4-4
4.2	1995/1996 GPIB Addresses and Talk/Listen Codes	. 4-9
4.3	Addressed and Universal Commands	4-12
4.4	Measurement and "One-Time" Output Formats	4-16
4.5	Basic 23-Byte Output Format	4-18
4.6	Alpha Header Output Codes	4-19
4.7	High Speed Data (ASCII) Output	4-20
4.8	Status Byte Format	4-21
4.9	Valid Terminators	4-22
4.10	-Counter Initialize Code	4-22
4.11	Numerical Input Format	4-23
4.12	Measurement Function Codes	4-24
4.13	Predefined (Forced) Front-Panel Settings	4-27
4.14	Valid Channels for External Arming/Gating	4-28
4.15	Math Codes	4-29
4.16	Memory Codes	4-29
4.17	Statistics Codes	4-30
4.18	Gate/Delay Codes	
4.19	Input Control Codes	4-34
4.20	Arming Codes Learn Codes	4-33
4.21	Measurement Mode Codes	4-33
4.22	Miscellaneous Codes	4-34
4.23	Calibration Codes	4-36
$\frac{4.24}{4.25}$	GPIB Error Messages and Codes	4-37
4.25 5.1	Signal Lines and Functions	5-5
6.1	Required Test Equipment for Performance Tests	6-2
6.2	Self Test	6-3
6.3	Input A Sensitivity Performance Test, I	. 6-4
6.4	Input A Sensitivity Performance Test, II	. 6-5
6.5	Input B Sensitivity Performance Test, I	.6-6
6.6	Input B Sensitivity Performance Test, II	. 6-7
6.7	Input C Sensitivity Performance Test (1996)	. 6-8
6.8	Period A Performance Test	. 6-9
6.9	Time Interval A-B Performance Test	6-10

LIST OF TABLES (Cont'd)

<u>Table</u>	<u>Title</u>	Page
6.10	Total A by B Performance Test	.6-12
6.11	Ratio A/B Performance Test	.6-13
6.12	Ratio C/B Performance Test	.6-14
6.13	Rise Time Performance Test	.6-15
6.14	Fall Time A Performance Test	.6-16
6.15	Positive Pulse Width Performance Test	.6-17
6.16	Negative Pulse Width Performance Test	.6-18
6.17	Phase A rel B Performance Test	.6-19
6.18	Duty Cycle A Performance Test	.6-20
6.19	Slew Rate A Performance Test	.6-21
. 8.1	List of Suppliers	8-2

OATA ÉNTRY

OATA É

Figure 1.1 - Models 1995/1996 Universal Timer/Counter (1996 Shown)

1.1 INTRODUCTION

1.1.1 This Instruction Manual provides information for installing, operating, and servicing of Racal-Dana's Universal Systems Counters Models 1995/1996. The designations 1995/1996 are used throughout this manual. Figure 1.1 shows the 1996. Both the 1995/1996 offer universal counter functions using Inputs A and B. The 1996 also provides high-frequency Input C for frequency measurements to 1.3 GHz. Input D, located on the rear panel, provides for external arming and gating. All personnel using the 1995/1996 are encouraged to thoroughly read this manual before operating or servicing either instrument.

1.2 SUMMARY

1.2.1 This manual is organized into eight sections:

SECTION 1. General Information: published specifications, safety considerations, product support, general description, and options.

SECTION 2. Installation & Preparation for Use: unpacking and initial inspection, reshipment, setup, field installation of options, power connections storage and ventilation.

SECTION 3. Local Operation: bench operation, including general operating information, panel descriptions, and measurement procedures.

SECTION 4. System Operation: GPIB system operation.

SECTION 5. Theory of Operation: general theory of operation.

SECTION 6. Maintenance: Performance tests and basic calibration information for the 1995/1996.

SECTION 7. Drawings: assembly and schematic drawings.

SECTION 8. Parts List: replaceable parts and assemblies.

1.3 SPECIFICATIONS

1.3.1 Table 1.1 lists the 1995/1996 specifications. They specify the performanc standards to which either instrument should be tested during necessary calibration an servicing.

GENERAL DESCRIPTION

The 1995/1996 system universal counter utilizes a microprocessor-controlled multiple register data acquisition IC for counting and timing to 200 MHz (1.3 GHz on the 1996 with Input C). The counter provides the following measurement functions: frequency, frequency ratio, period, 1-ns resolution time interval, automatic pulse parameters (including duty cycle and slew rate), phase, and totalize. Time interval averaging is available via software-derived functions.

The frequency range on Inputs A and B is 0 to 200 MHz; 40 MHz to 1.3 GHz on Input C using an additional board. Trigger levels on Inputs A and B can be set manually via the front panel keypad or via auto-trigger with 50% trigger points. The DC offset component of the input signal may be tracked by auto-triggering in between readings in the manual mode (peak tracking). Use of a timing error correction (TEC) technique permits measurements with 9-digit resolution in one second and a single-shot time-interval resolution to 1 ns.

The counter is housed in a 3.5" high X 19" wide full-rack X 19" deep standard corporate enclosure. Total weight does not exceed 22 lbs (10 kg). Unit is adaptable to rack or bench top use.

INPUT CHARACTERISTICS

Inputs A	and	В
----------	-----	---

Channel Input:

Start/stop channels for each input provide common measurements for Input A and Input B.

Frequency Range:

DC Coupled

AC Coupled

0 to 200 MHz

20 Hz to 200 MHz

Sensitivity, Sine Wave:

25 mV rms to 100 MHz 50~mV rms to 200~MHz

Sensitivity, Pulse (Frequency Mode):

150 mV p-p; 2.5 ns min. width with

75 mV overdrive.

Sensitivity, Pulse (T.l. Mode):

75 mVp-p; 5 ns min. width with 35 mV overdrive.

Hysteresis:

Sensitivity reduces by X 4 (nominally). Dynamic range bandwidth limited to approximately 50 MHz.

Filter:

Independently selectable Input A and Input B; 100 kHz, nominal. Greater than 20 db attenuation from 10-200 MHz.

Note: The Filter and Hysteresis functions may be combined to increase noise immunity.

Dynamic Range (X1):

75 mV to 10V p-p to 25 MHz 75 mV to 5V p-p to 100 MHz 150 mV to 2.5V p-p to 200 MHz

Signal Operating Range (X1):

-5V DC to +5V DC

Grosstalk at 100 MHz:

500 mV rms*

*Sine wave into either input will not trigger the other input.

Triggering:

Trigger Level Ranges:

5, 50, 250V peak (X1, X10, X50)

Trigger Level:

Adjustable to ±100% of input voltage range with a resolution of 0.2% of input range (10 mV on X1). Level is displayed

on front panel.

Trigger Slope:

+ or -, selectable with digital hysteresis

compensation.

Trigger Level Setting Accuracy (25°C ± 1°C)

(X1 range)

± 1% of trigger level ±10 mV

Trigger Level Temperature Coefficient (X1 range)

 \pm .5 mV/ $^{\circ}$ C

Auto-Trigger

Frequency Range:

DC and 30 Hz to 100 MHz (AC or

DC Coupled), usable to 200 MHz

Minimum Amplitude:

150 mV p-p

Accuracy of Trigger Level Readout:

Same as "Read Amplitude

Peak" accuracy

Response Time:

650 ms typical 1s maximum

Note: The Auto-Trigger function is independent of the input-signal duty cycle.

Table 1.1 - Technical Specifications (Cont'd)

Coupling:	AC or DC, independently selectable
Impedance:	
High, Separate and Common	1 megohm shunted by 40 pF (nominal)
50 Ohm	50 ohms nominal
Damage Level:	
1 megohm input impedance	X1: $260 \text{V} (DC + AC \text{ rms}) DC \text{ to } 2 \text{ kHz}$
ψ · •••	$5 \times 10^5/f V$, 2 kHz - 100 kHz
••	5V rms, 100 kHz - 200 MHz
	X10,X50:
	$260\mathrm{V}$ (DC + AC rms) DC to $20~\mathrm{kHz}$
	5 X $10^6/f$ V, 20 kHz to 100 kHz
	50V rms, 100 kHz to 200 MHz
50 ohm input impedance	5V rms (DC to 200 MHz)
Input C	
Frequency Range:	40 MHz to 1.3 GHz
Sensitivity, Sine Wave:	10 mV rms to 1.0 GHz 100 mV rms to 1.3 GHZ
Dynamic Range:	40 dB to 1 GHz 20 dB to 1.3 GHz
Impedan ce:	50 ohms nominal, AC-coupled
VSWR	2:1 at 1 GHz
Maximum Operating Input:	1V rms
Maximum Input: (without damage)	7V rms (fuse-protected)
Input D (Gate Control Input)	
Sensitivity, Pulse:	300 mV p-p; 50 ns min. width with 150 mV overdrive

Table 1.1 - Technical Specifications (Cont'd)

Impedance:	10 kilohms shunted by \leq 35 pF
Damage Level:	± 20 V (DC + AC peak)
Triggering	
Trigger Levels:	TTL or zero-crossing, selectable via special function or through GPIB interface
Trigger Slope:	+ or -, selectable via special function or GPI
FREQUENCY MEASUREMENT	
Inputs A & B	
Range:	
Input A: (B selectable through Special Function 21 or GPIB)	0 to 200 MHz
LSD Displayed:	(1 ns/Gate Time) X Frequency (i.e., 9 digits in one second)
Resolution:	<pre>±(1 X LSD) ± 1.4 X (Trigger Error*/Ga Time) X Frequency</pre>
Accuracy:	± Resolution ± Time Base Error x Frequency
Gate Time:	
Range:	Selectable from 200 ns to 100 sec.
Resolution:	≥ 1 ms, 0.1% <1 ms, 0.1 μ s
Input C (1996 only)	
Range:	40 MHz to 1.3 GHz
LSD Displayed:	(1 ns/Gate Time) X Frequency
Resolution:	(LSD)
Accuracy:	± Resolution ± Time Base Error x Frequenc

^{*} Refer to Definitions, Trigger Error

Table 1.1 - Technical Specifications (Cont¹d)

	5 ns to 1.0 X 10 ⁷ s
Range:	
LSD Displayed:	(1 ns/Gate Time) X Period
Resolution:	<pre>± (1 X LSD) ± 1.4 X (Trigger Error*/Gate Time) X Period</pre>
Accuracy:	± Resolution ± Time Base Error x Period
TIME INTERVAL MEASUREMENT	
Input Configuration:	
Separate:	Input A start/Input B stop Input B start/Input A stop (through Speci Function 21 or GPIB)
Common:	Input A or Input B start and stop
Range:	-3 ns to 1.0 X 10^7 sec
LSD Displayed:	1 ns (100 ps using Average mode)
Resolution:	<pre>± (1 X LSD) ± (Start Trigger Error*) ± (Stop Trigger Error*)</pre>
Accuracy:	<pre>± (Resolution) ± (Time Base Error) X TI ± (Trigger Level Timing Error ± 2ns</pre>
Time Interval Delay:	Programmable 200 ns to 100 s
Delay Resolution:	≥1 mSec, 0.1% <1 mSec, 0.1 µs
Delay Accuracy:	Same as Delay Resolution
RISE/FALL TIME	
Range:	5 ns to 25 ms
Minimum Pulse Height:	250 mV p-p
Minimum Pulse Width:	15 ns at signal peaks

^{*} Refer to Definitions, Trigger Error ** Refer to Definitions, Trigger Level Timing Error

LSD Displayed:	Same as Time Interval Specification	
Resolution:	• Same as Time Interval Specification	
Accuracy:	Same as Time Interval Specification with Trigger Level Timing Error*computed at 10% and 90% trigger points	
PULSE WIDTH		
Range:	5 ns to 33 ms $(10^7 \text{ s for manually so trigger levels})$	
LSD Displayed:	Same as Time Interval Specification	
Resolution:	Same as Time Interval Specification	
Accuracy:	Same as Time Interval Specificati with Trigger Level Timing Error computed at 50% trigger points	
DUTY CYCLE		
Range:	0.01% to 99.99%	
Frequency Range:	30 Hz to 100 MHz (to DC for manual set trigger levels)	
LSD Displayed:	0.01% or 1 ns/period x 100% (whichever is greater)	
Resolution:	Pulse Width Resolution x 100% Period	
Accuracy:	\pm LSD \pm $\left(\frac{\text{Pulse Width Accuracy}}{\text{Period}}\right) \times 10^{-1}$	
SLEW RATE		
Range:	10V/s to 2 X 10 ⁹ V/s	
Transition Time Range:	5 ns to 30 ms	
Minimum Pulse Height: 250 mV p-p		

^{**} Refer to Definitions, Trigger Level Timing Error

Table 1.1 - Technical Specifications (Cont'd)

LSD Displayed:

1 ns X Slew Rate (to 3 digits)

Transition Time

Resolution:

 $+ \left[\frac{\text{(Stop Trig Level-Start Trig Level)} + 10 \text{ mV}}{0.9 \text{ x (Transition Time-Transition Time Resolution)}} - \text{Slew} \right]$

Accuracy:

(Stop Trig Level-Start Trig Level) + 20 mV - Slew 0.9 x (Transition Time-Transition Time Accuracy)

The magnitude of the slew rate is displayed on the 7-segment display readout. Negative values are obtained on selecting slope \backslash .

FREQUENCY RATIO MEASUREMENT

Ratio A/B (software) (Ratio B/A is available via Special Function 21)

Range:

Input A

0 to 200 MHz

Input B

0 to 200 MHz

Accuracy:

 \pm (Accuracy of F_A)/ F_A \pm (Accuracy of F_B)/ F_B

Where F_A and F_B are the frequencies of input signals A and B, respectively.

Ratio A/B (hardware)

Range: "

Input A

0 to 100 MHz

Input B

0 to 100 MHz

LSD Displayed:

Ratio

F_A X Gate Time

Where $\mathbf{F}_{\mathbf{A}}$ is the higher frequency, connected to the numerator input

Resolution:

 \pm LSD \pm T_B X Ratio

Gate Time

Where $T_{\mbox{\footnotesize{B}}}$ is the denominator trigger error on lower frequency Input B

Accuracy:

Same as Resolution

Ratio C/B (hardware)

(Ratio C/A is available via Special Function 21)

Range:

Input C

40 MHz to 1.3 GHz

Input B

0 to 100 MHz

LSD Displayed:

Ratio F_C X Gate Time

X 64

Where F_C is Input C frequency.

Resolution:

± LSD ± T_B X Ratio

Gate Time

Where \mathbf{T}_{B} is denominator trigger error on lower frequency Input \mathbf{B}

Accuracy:

Same as Resolution

Ratio C/B (software)

Range:

Input C:

40 MHz to 1.3 GHz

Input B:

0 to 200 MHz

Table 1.1 - Technical Specifications (Cont'd)

Accuracy:

(± Accuracy of F_C/F_C) ± (Accuracy of F_B)/F_B

Where $\mathbf{F}_{\mathbf{C}}$ and $\mathbf{F}_{\mathbf{B}}$ are the frequencies of input signals C and B, respectively.

TOTALIZE A BY B

(Totalize B by A available via Special Function 21)

Range:

0 to 100 MHz

Start/Stop:

Input B or manual via Special Function 61

LSD Displayed:

1 Count

Resolution:

LSD

Accuracy:

Same as Resolution

PHASE A RELATIVE TO B

(Phase B relative to A available via Special Function 21)

Range:

0 to 360°

Minimum Signal:

150 mV p-p using Auto-Trigger function

25 mV rms Manual Trigger settings

LSD Displayed:

Continuous monitoring of measurement provides

optimum resolution based on Period and Time

Interval Resolution

Resolution:

 \pm LSD \pm TI Resolution x 360° PERIOD A

Accuracy:

± LSD ± TI Accuracy x 360°

PERIOD A

GATE TIME

Range:

200 ns to 100 sec

LSD Displayed:

3 Digit Display

Table 1.1 - Technical Specifications (Cont'd)

Frequency:	10 MHz	
Aging:	<pre><1 ppm per month <2 ppm for first year</pre>	
Temperature Stability:	\pm 10 ppm over the range 0° to 50° referenced to 25°C	
External Standard Input:		
Frequency:	1, 5, 10 MHz	
Level:	Min., 500 mV rms, Max., 5V rms	
Impedance:	1 kilohm	
Internal Standard Output:		
Frequency:	10 MHz	
Level:	>1V p-p into 50 ohms	
ARMING		
Start Arm:		
Input:	Inputs A, B or D, selectable via Speci Functions 82.0-83.3	
Start Arm:	(+) or (-) edge, selectable via speci function applied to external arm inp allows counter to start a measureme cycle	

Table 1.1 - Technical Specifications (Cont'd)

External Gate:

Input:

Inputs A, B or D, selectable via Special Functions 85.0-88.3

Start Arm:

(+) or (-) edge, selectable via special function applied to external arm input allows counter to start a measurement cycle

Stop Arm:

(+) or (-) edge, selectable via special function applied to external arm input allows counter to stop measurement cycle

Synchronous Window Auto-Trigger: (Syn. Wind. AT)

Input:

Inputs A, B or D, selectable via Special Functions 91.0-94.3

Start/Stop Edges:

(+) or (-), selectable via special function applied to external arm input allows the auto-trigger function to establish the (+) and (-) signal peaks and trigger level only during the period when the arming signal is present

PEAK SIGNAL MEASUREMENT

The auto-trigger function may be used to determine and indicate the peak maximum, peak minimum, and peak-to-peak values of the measurement signal applied to Inputs A or B.

Display:

Individual 3-digit displays for Inputs A and B.

Frequency Range:

DC and 30 Hz to 25 MHz

Dynamic Range:

.15 to 10V p-p (X1 attenuation)

Resolution:

10 mV (X1 attenuation)

Accuracy:

± 5% of peak-to-peak voltage ± 20 mV for sine waves

 \pm 2% of peak-to-peak voltage \pm 20 mV for pulses > 20-ns wide and \geq 5 ns rise time

Table 1.1 - Technical Specifications (Cont'd)

STATISTICS		
Sample Size:	2 to 9999	
Standard Deviation:	Displays Standard Deviation of samp	
Average:	Displays Average (mean) value sample size (n)	
Highest:	Using Special Function 51, the highe value in sample size (n) is displayed	
Lowest:	Using Special Function 52, the lower value in sample size (n) is displayed	
MATH		
Display = $\frac{\text{Reading - X}}{Z}$ Y Where X, Y and Z are constants entered a	and stored via the keyboard.	
	+ n.nn0000001E-9 to ± 9999999999 E9	
Constant (X, Y or Z) Range: Power-Up Condition:	± 0.000000001E-9 to ± 9999999999 E9 X = 0 Y = 1 Z = 1	
	X = 0 $Y = 1$	
Power-Up Condition:	X = 0 $Y = 1$	
Power-Up Condition: GPIB INTERFACE	X = 0 Y = 1 Z = 1	
Power-Up Condition: GPIB INTERFACE Standard:	X = 0 Y = 1 Z = 1 IEEE-STD-488-1978 All front panel controls with texception of Power	
Power-Up Condition: GPIB INTERFACE Standard: Programmable Controls	X = 0 Y = 1 Z = 1 IEEE-STD-488-1978 All front panel controls with texception of Power Trigger, Clear, Remote, Local, Local	

Table 1.1 - Technical Specifications (Cont'd)

Ob to to combtete riour baner ac	ttings may be stored for subsequent recall.
	tings may be stored for subsequent
GATE OUT	
A TTL-compatible signal is provimeasurement gate + 100 nanosec	ided from a rear-panel BNC connector coincident with onds.
TRIGGER LEVEL OUTPUTS	
Start and stop levels are available purposes only.	ole on the rear panel from BNC connectors for calibrat
DISPLAY	
LED: 10 digit display, character Exponent digit, character so when measurement exceeds 10 overflow indicator is lit. TEMPERATURE PERFORMANCE	size 0.43" digits, the least significant 10 digits are displayed, and
TEMPERATORE I BRI ORMING	
Operating Temperature:	0°C to +50°C
Storage Temperature:	-40°C to +75°C
POWER REQUIREMENTS:	100, 120, 220, 240V rms ± 10% 50 to 400 Hz ± 10% 80 VA
	88.9 mm (3.5 in) High X 427.0 mm

OPTIONS*

Option 01 Rear-Panel Inputs

Option 04E High-Stability Oven Oscillator

Proportionally controlled ovenized Internal Frequency Standard

Frequency:

10 MHz

Aging:

< 5 X 10^{-10} per day at time of shipment

Temperature Stability:

 $<7 \times 10^{-9}$ over the range 0° C to 50° C

Line Yoltage Stability:

 $<5 \times 10^{-10}$ two minutes after a 10%

line voltage change

Option 04R Rubidium Precision Internal Frequency Standard

Frequency:

10 MHz

Long Term Drift:

 \leq 5 X 10⁻¹¹ per month

 $\leq 5 \times 10^{-10}$ per year

Temperature Stability:

 $\leq 3 \times 10^{-10}$ from 0°C to +50°C

Line Voltage Stability:

 $\leq 2 \times 10^{-11}$ from $\pm 10\%$ voltage change

Option 60

Rack mounting kit (fixed)

Option 65

Rack mounting kit (slides)

DEFINITIONS

LSD Least Significant Digit

Trigger Error

Trigger error=

 $\sqrt{(e_i^2+e_n^2)}$ (Volts)

(Seconds)

Input Slew Rate at Trigger Point (V/sec)

(V/sec

where e_i=

input amplifier rms noise, 250 μV rms max

e_n=

input signal rms noise in 250 MHz bandwidth

Table 1.1 - Technical Specifications (Cont'd)

Trigger Level Timing Error

Timing Error = (Seconds)

(Trigger Level Error (V))/
Input Slew Rate at START trig
point (V/sec) - (Trigger Level
Error (V))/Input Slew Rate at
STOP trig point (V/sec)

where Trigger Level Error = ±1% of Trigger Level ±10 mV

1.4 SAFETY

1.4.1 The 1995/1996 incorporates a protective earth terminal and is designed to meet international safety requirements. Refer. to the safety page "FOR YOUR SAFETY! immediately preceding the Table of Contents. Follow all NOTES, CAUTIONS, and WARNINGS to ensure personal safety and prevent damage to the instrument.

1.5 PRODUCT SUPPORT

1.5.1 Racal-Dana supports the 1995/1996 with Product Engineering, Service, and Parts Departments. A complete listing of service centers and field representatives is provided on the last two pages of the manual.

1.6 GENERAL DESCRIPTION

1.6.1 The 1995/1996 is a universal counter designed for system or bench use. Basic measurement functions include Frequency, Period, Time, Ratio, and Totalize. Inputs A and I provide frequency measurement to 200 MHz; Input C (1996 only) extends frequency and ratio measurements to 1.3 GHz. Computational capabilities include Rise/Fall Time, Pulse Width Phase Measurement, Duty Cycle, Slew Rate, Statistical Data, and Math Operations. Inputs 2 and B incorporate independent Start and Stop channels with automatic or manual trigge selection. Input D on the rear panel is used for external arming and gating.

1.6.2 Special Functions

1.6.2.1 Both the 1995/1996 provide a set of Special Functions, permitting extende measurements and capabilities beyond the front-panel keyboard. See Subsection 3.4.8 fc details.

1.6.3 GPIB Interface

1.6.3.1 The 1995/1996 provides a GPIB interface as standard. This permits the execution c all front-panel operations except power-on and address selection. See Section 4 for GPI capabilities, addressing, and bus protocol.

1.6.4 Models 1995/1996-02M

1.6.4.1 These two special versions incorporate a MATE(R)/CllL interface and are available from Racal-Dana.

1.7 OPTIONS

- 1.7.1 Options available for the 1995/1996 are listed below. Those specified on the origin order will be factory installed and ready for use. Section 2 provides information on the field installation of certain options. See the Specifications in Table 1.1 as required.
 - a. Option 01 Rear Panel Input
 - b. Option 04E High Stability Oven Oscillator
 - c. Option 60 Fixed Rack Mount
 - d. Option 65 Slide Rack Mount

3

3

3

С

ı,

Ţ

d

1

)Î

le

al

ld

	.		
Constitution of the consti	yr saenn		
()	\$		
25 · · · · · · · · · · · · · · · · · · ·			
, —¥ 			
, , , , , , , , , , , , , , , , , , ,	-	• .	
transfer of the second of the		• . `	
Eggener constant			

m,

or

ns

:nt

he nt.

for

am

is

tic

'dy

for

.er

t he

ons

INTRODUCTION 2.1

This section describes the unpacking and inspection, reshipment, rack installation 2.1.1 miscellaneous option installation, power connections, and storage/temperature requirements f the 1995/1996.

UNPACKING AND INSPECTION 2.2

Before unpacking the counter, check the exterior of the shipping carton for any sig of damage. All irregularities should be noted on the shipping bill. Remove the instrume carefully from its carton, preserving the factory packaging as much as possible. Inspect t counter for any defect or damage. Notify the carrier immediately if any damage is appare Have a qualified person check the instrument for safety before use.

RESHIPMENT INSTRUCTIONS 2.3

Use the original packaging if it is necessary to return the counter to Racal-Dana 1 calibration and/or servicing. The original shipping carton and the instrument's plastic-for form will provide the necessary support for safe reshipment. If the original packaging unavailable, reconstruct it as much as possible. Wrap the counter in plastic; then use plas spray foam to surround and protect the instrument. Reship in either the original or new, stur shipping carton.

BENCH OPERATION 2.4

The 1995/1996 is equipped with a tilt-bail to elevate the front of the instrument 2.4.1 easy operation. The tilt-bail is attached to the two front feet on the bottom of the count For use, the bail is pulled down to its vertical position.

EQUIPMENT RACK INSTALLATION 2.5

The 1995/1996 can be mounted in a standard 19-inch equipment rack using either Fixed-Mount Option 60 or Slide-Mount Option 65. Installation instructions for these two opti follow.

Fixed-Mount Option 60 Installation 2.5.2

- Refer to Figure 2.1 for this procedure. The installation package includes: 2.5.2.1
 - Flange-Mount angle-brackets (2) a.
 - Front corner-inserts for nonhandle installations (2) b.
 - Flathead $\#8-32 \times 1/2 \text{ screws } (4)$ c.




Figure 2.1-Fixed-Mount Angle-Bracket Detail

- 2.5.2.2 Remove the tilt-bail by applying pressure inward on the bail legs, then unhooking the bail from the bench feet.
- 2.5.2.3 Remove the bench feet and side panels by completing the following steps:
 - a. Unscrew the two phillips head screws from each rear corner-foot. This frees the corner-feet, covers, and side panels
 - b. Remove the two rear corner-feet from the case
 - c. Place the instrument bottom-up, then slide the bottom cover 1/2 inch towards the rear panel and lift off. The top cover slides off in the same manner
 - d. Remove the four bench feet from the bottom cover by unscrewing the phillips head retaining screws from each foot
 - e. Slide the side panels down their retaining tracks towards the rear, then remove the panels. (With side panels off, the retaining screws-2 per side-for the front handles/corner inserts are exposed.)
- 2.5.2.4 Install the flange-mount angle-brackets by completing the following steps:
 - a. Remove the retaining screws for both handles/corner inserts, leaving the handles/corner inserts in place

- ng b. Place an angle bracket over each handle/corner insert, aligning the mounti holes over the retaining screw holes
 - c. Insert two replacement flathead #8-32 x 1/2 screws through each angle brack and handle/corner-insert combination, then screw securely to the case
 - 2.5.2.5 Reassemble the instrument by replacing the top and bottom covers, fitting the frc edge of the covers into the groove in the front panel. Do not attempt to replace t instrument's side panels. Complete the procedure by screwing the two rear corner-feet to t case.
 - 2.5.2.6 Store the following items in a convenient location:

Two side-panels, four bench feet and retaining screws, and four replaced retaining screws from the front handles/corner inserts.

2.5.3 Slide-Mount Option 65 Installation

et

ınt

he

he

ng

; (6

- 2.5.3.1 Refer to Figures 2.2-2.6 for this procedure. The installation package includes:
 - a. Front corner-inserts for nonhandle installations (2) P/N 454323
 - b. Flange-Mount angle-brackets (2) P/N 454422
 - c. Alignment blocks (6) P/N 454490
 - d. Front rack-brackets (2) Part of P/N 454488
 - e. Rear rack-brackets (2) Part of P/N 454488
 - f. Triple-rail slide-mount assemblies (2) P/N 454489
 - g. Self-Anchoring #10-32 tinnerman nuts (12) P/N 610920
 - h. Phillips panhead #10-32 x 1/2 screws (8) P/N 615091
 - i. Slotted panhead #8-32 x 3/8 screws with nuts, washers, and lock washers each) Part of 454488
 - j. Phillips panhead self-tapping #8-32 x 5/16 screws (8) P/N 610910
 - k. Phillips flathead #8-32 x 1/2 screws (4) P/N 615325
 - l. Phillips panhead #10-32 x 3/4 screws (4) P/N 615093
 - m. Alignment #8 x 1/16 (spacers) washers (2) P/N 610921
 - n. Cover retaining-brackets (2) P/N 454597
 - o. Phillips Flathead Metric Screws M4 x 12 (4) P/N 611011

- 2.5.3.2 Prepare the instrument for installing the alignment blocks in the side channels of the unit. Refer to Figures 2.1 and 2.2 and complete the following steps:
 - a. Remove the two rear corner-feet by extracting the two phillips retaining screws from each foot
 - b. Slide the top and bottom covers 1/2 inch towards the rear panel, then lift them off
 - c. Remove the four bench feet and tilt-bail from the bottom cover
 - d. Slide the side panels down their retaining tracks towards the rear, then remove the panels
 - e. Store the four panels, four bench feet, and tilt-bail in a convenient location
 - f. Remove the two front handles/corner inserts from the frame by extracting the two retaining screws from each handle or corner insert




Figure 2.2-Rear Corner Foot, Side Panel, and Handle Detail

2.5.3.3 Refer to Figure 2.3 for alignment block loading. Slide the alignment blocks down the center channel of the frame on each side of the instrument. Three alignment blocks per side should be loaded for full-rack depth units; two blocks for intermediate-rack depth units. The two screw holes in each alignment block should be at center position and below, relative the center channel.




Figure 2.3-Loading the Alignment Blocks

- 2.5.3.4 Replace the top and bottom covers on the instrument. Fasten the covers using t two cover retaining-brackets (see Figure 2.6) and four phillips panhead screws (two per sic originally removed from the rear corner-feet. The instrument is now ready for attachment the two triple-rail slide-mount assemblies.
- 2.5.3.5 Refer to Figure 2.4A/B. Prepare the triple-rail slide-mount assembly for equipmerack installation. First, note that the instrument-rail and rack-rail holes are accessible eith directly or through the enlarged holes in the center-rail (as the assembly is extended retracted). Complete the following procedure:
 - a. Place a front rack-bracket (with one mounting slot) on the workbench, slott flange facing down
 - b. Position the front end (i.e., slide-out end) of the slide-mount assembly over ε parallel to the front rack-bracket. The rack-rail should rest within the brack about 3/4 inch from the bracket's front edge
 - c. Adjust the rails, aligning the front rack-rail hole with the center-rail acc hole and mounting slot in the front rack-bracket. Insert a slotted panhead # 32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to 1 screw and secure firmly, maintaining the 3/4-inch dimension to the front of bracket

NOTE

Measure the distance between the front and rear mounting-rails of the rack at this point. If the distance is less than 20 inches, follow instruction "d" next; if the distance is greater than 20 inches, follow instruction "e".

he

je)

of

ent

ler

or

ed

ınd

et,

ess

‡8-

:he

the

- d. Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot closest to the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- e. Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot farthest from the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- f. Complete the other slide-mount and rack-bracket assembly in the same manner as just described
- g. Slide two self-anchoring #10-32 tinnerman nuts on the front and rear rackbrackets at the top and bottom slots of both slide-mount assemblies




Figure 2.4A/B-Slide-Mount and Bracket Assembly

2.5.3.6 The assistance of a second person will be needed for the following instrument-rack assembly. Secure the slide-mount assembly in the designated area of the instrument rack using the procedure below.

NOTE

If the mounting-rail of the instrument rack is tapped for #10-32 screws, drill out two places for each bracket using a 1/4 inch diameter bit. Proceed with the assembly:

- a. Hold the front end of the slide-mount assembly behind the front mounting-rail of the rack, while the second person holds the rear end of the assembly
- b. Secure the front rack-bracket to the front mounting-rail using two phillips panhead #10-32 x 1/2 screws. Seat the front rack-bracket firmly against the mounting-rail before tightening these screws
- c. Install the other front rack-bracket on the front mounting-rail in the same manner
- d. Set the front dimension between the two slide-mount assemblies at 16 5/8 inches
- e. Adjust the length of the rear rack-brackets to touch the inside of the rear mounting-rail. Tighten the rear rack-bracket assembly screws
- f. The distance between the two slide-mount assemblies at the rear-bracket should be 16 5/8 inches. Should a filler plate be required to secure the slide-mount assembly to the rear rack mounting-rail at 16 5/8 inches, use the dimensions given in Figure 2.5 to determine filler-plate size

NOTE

The rear rack-bracket may require adjustment to accommodate the thickness of the filler plate.

- g. Secure the rear rack-bracket to the rear rack mounting-rail (or filler plate) using two phillips panhead $\#10-32 \times 1/2$ screws in each bracket
- h. The triple-rail slide-mount assemblies should move freely to their maximum extended positions. If not, remove any obstacle before installing the instrument





Figure 2.5-Rear End Slide-Mount Rack Dimensions

- 2.5.3.7 Refer to Figure 2.6 (with inset). The assistance of a second person will be needed for the following slide-mount assembly-to-instrument installation.
 - a. Extend the rails of the slide-mount assemblies to their maximum position. Insert a phillips panhead self-tapping #8-32 x 5/16 screw inward through the first mounting hole in the instrument-rail. Place an alignment (spacer) washer on the screw on the other side of the instrument-rail
 - b. Screw the flange-mount angle-bracket to pull-up position on the instrumentrail. Check that the alignment washer remains between the angle bracket and instrument-rail. Repeat this procedure for the other instrument-rail
 - extended rails. For full-depth instruments, the rear alignment-block hole should be situated immediately behind the fourth attachment hole in the instrument-rail. For intermediate-depth instruments, the rear alignment-block hole should be located behind the third attachment hole

NOTE

For 3-1/2 inch high instruments, position the rail access hole over the top alignment-block hole; for 5-1/4 inch high instruments, use the bottom hole.

- d. Insert a phillips panhead self-tapping #8-32 x 5/16 screw through the rail access hole and screw it to pull-up position in the alignment block. At the same time, position the flange-mount angle-bracket in its approximate final location in the side frame channels. Align the other alignment-block screw holes with their attachment holes in the instrument-rail. Insert phillips panhead self-tapping #8-32 x 5/16 screws in the alignment blocks and fasten to pull-up position. Repeat this procedure for the other rail
- e. -- Slide the handle/corner insert between the side frames and each angle bracket
- f. Align the handle/corner insert and angle-bracket holes with their retaining screw holes in the side frame
- g. Insert two phillips flathead #8-32 x 1/2 screws (some models use M4 x 12) through the handle/corner insert and angle-bracket combinations, then fasten firmly to the frame
- h. Securely fasten all self-tapping screws in the instrument-rail. The instrument should slide freely on the rails



Τ,

Figure 2.6-Slide-Mount and Instrument Assembly (with inset)

- 2.5.3.8 The following assembly is required to lock the instrument into its normal operating position on the rack:
 - a. Slide two self-anchoring #10-32 tinnerman nuts on the mounting-rail of the rack (each side). These nuts should be aligned with the angle-bracket slots. Omit the tinnerman nuts if the mounting-rail is tapped for #10-32 screws
 - b. Slide the instrument fully into the rack until the angle brackets strike the slidemount bracket screws. Secure the instrument in place using four phillips panhead #10-32 x 3/4 screws

2.6 MISCELLANEOUS OPTION INSTALLATION


2.6.1 Rear-Panel Input Option 01


- 2.6.1.1 Refer during this procedure to Figure 2.7A, B, and C as well as Option 01 Assy Drawing 404378 in Section 7. The installation package includes:
 - a. Rear-Input Option Assy PCB (1)
 - b. Rear-Input 72-conductor Cable Assy (1)
 - c. Phillips panhead self-locking #6-32 X .312 screws (9)
 - d. Metal blind-threaded #6 standoffs (5)

2.6.1.2 Complete the following steps:

- a. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. This permits removal of the top and bottom covers
- b. Slide both the top and bottom covers toward the rear of the unit, then lift up and out to remove
- c. Turning counterclockwise, remove the lock nuts from the front-panel BNC connectors for INPUTs A and B (attached to the signal conditioner board) and INPUT C
- d. Remove the black rear-hole plug from J210 on the 1996. Remove INPUT C's BNC connector with its cable from the front panel and install in J210 on the rear panel of the 1996. Place the rear-hole plug for INPUT C on the front panel
- e. Remove the five self-locking screws from the top of the signal conditioner board. These screws fasten the signal conditioner PCB to the motherboard. Set these screws aside

- f. On the 1995, disconnect the 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference and 14-conductor twisted-wire power cables connecting the signal conditioner PCB and motherboard. This involves unplugging P8 from J8 (10 MHz cable) and P6 from J6 (power cable) on the signal conditioner board. In addition, on the 1996, unplug P7 from J7 on the signal conditioner board. This disconnects the other 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference cable. P17/J17, P18/J18 (1996), and P19/J19 can remain connected on the motherboard during this procedure. Set the free ends of the three disconnected cable assemblies safely aside for later reconnection.
- g. Slide the signal conditioner board towards the rear of the instrument; pull the board up and remove, setting it aside
- h. Remove the two black rear-hole plugs from J201 and J202 and place them on the front panel
- i. Place the Option 01 assembly board into the unit, center slot towards the rear. Connect P9A on the option board and J9 on the motherboard
- j. Fasten the option board securely to the motherboard using the existing four short standoffs and four self-locking screws
- k. Tip the instrument on its side. Insert and securely fasten the five supplied long metal standoffs to the motherboard using five self-locking screws, inserting them from the bottom of the unit through the motherboard
- 1. Connect the rear-input option ribbon cable to the option board using plug P9B and socket J9B. Fold the cable halfway back towards the rear of the unit
- m. Reverse the signal conditioner board 180° (INPUT A and B connectors towards the rear panel) and hold the board in one hand. Connect the other end of the rear-input option cable to the bottom of the signal conditioner board using plug P9 and socket J9A
- n. Align INPUT A and B BNC connectors on the signal conditioner board with their corresponding rear-panel holes, then slide the board so that these connectors protrude through the holes
- o. Orient the signal conditioner board so that its five holes align with the five longer standoffs just fastened to the motherboard. Secure the signal conditioner board to these standoffs using the original five self-locking screws, inserting them through the top of the board
- p. Secure the BNC connectors for all rear-mounted inputs using their lock nuts.
- q. Reconnect the single black & white 10 MHz internal frequency reference (two on the 1996) and power cable assemblies to the signal conditioner board as before
- r. Replace the top and bottom covers; firmly secure the two rear corner-feet, completing the installation








Figure 2.7-Rear-Panel Input (Option 01) Installation

2.6.2 High-Stability Oven Oscillator Option 04E

D TIE 2.6.2.1 Refer to Figure 2.8 for this procedure. The installation package includes:

a.	Oscillator assembly (1)	P/N 404386 for Option 04E
b.	#4 split lock washers (2)	P/N 617127
c.	#4 flat washers (2)	P/N 617102
d.	M3 x 8 screws (2)	P/N 611067
e.	Cable tie (1)	P/N 610777




Figure 2.8 - Option 04E Installation

2.6.2.2 Installation

- a. Disconnect the AC power cord at the rear panel
- b. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. Slide the top cover toward the rear of the unit, then lift up and out to remove
- c. Remove the currently fitted standard 10 MHz oscillator assembly by:
 - 1. Removing the cable tie securing cables to P14/J14 and P13/J13
- 2. Extracting the two screws and washers attaching the oscillator assembly to the rear panel via the two threaded standoffs
 - 3. Disconnecting the 5-pin connector cable (P14) from the motherboard at J14, then lifting the oscillator assembly out of the chassis
- d. Connect the 5-pin connector cable of the option oscillator assembly at J14 on the motherboard
- e. Replace the cable tie securing cable to P13/J13
- f. Secure the oscillator assembly to the rear panel using the two M3 x 8 screws, two flat washers, and two lock washers. The screws pass directly into the top of the oscillator assembly
- g. Replace the top cover; firmly secure the two rear corner-feet, completing the installation

2.7 POWER CONNECTIONS

2.7.1 Before operating the counter, verify that the AC voltage selector is correctly set for the local AC supply. The counter operates on 100, 120, 220, or 240 volts, 50 to 60 Hz. The present voltage range can be seen through the small window in the power input module on the rear panel.

2.7.2 Line Voltage Selection

- 2.7.2.1 The line voltage setting is easily changed by repositioning the small voltage selector card in its slot. Refer to Figure 2.9 and use the following procedure:
 - a. Remove the power cord from the power input module
 - b. Fully slide the transparent fuse cover to the left. This exposes the fuse and voltage selector card
 - c. Pull the small lever marked FUSE PULL completely to the left. This ejects the fuse from its holder, permitting access to the selector card
 - d. Remove the selector card, then reposition it in its slot so that the desired line voltage designation is visible. (Using a small pair of needle-nose pliers can be helpful in completing this step.)

- e. Pull the lever completely back to the right, snapping it closed
- f. Replace the fuse in it holder. Line voltage settings of 100 or 120V should have a 1A Slow-Blow fuse installed; settings of 220 or 240V should have a .5A Slow-Blow fuse installed.
- g. Slide the fuse cover completely to the right covering the voltage selector card and fuse. The correct line voltage designation should be visible through the window
- h. Connect the power cord to the counter again




Figure 2.9 - AC Line Voltage Selection

2.7.3 Power Cord and Grounding

2.7.3.1 The front panel and instrument case are grounded in accord with MIL-T-28800C protecting the user from possible injury due to shorted circuits.

NOTE

Both counters are designed to meet IEC Publication 348, "Safety Requirements for Electronic Apparatus for Class I Instruments."

2.7.3.2 A protective ground terminal, forming part of the rear-panel input socket, i provided. Both counters are supplied with a detachable.3-core power cord. Only this corpshould be used.

2.7.3.3 Use only AC power outlets having a protective ground for connection to the counter. DO NOT USE 2-core extension cords or 3-prong to 2-prong adapters that don't provide a protective ground connection. Connection of the power cord to the power outlet must be made in accordance with the following standard color code:

	American	European
Live	Black	Brown
Neutral	White	Blue
Ground (Earth)	Green	Green/Yellow

2.7.3.4 Also, all devices connected to or in proximity with the 1995/1996 must maintain the third-wire ground(earth) intact as set forth in current regulations.

2.8 STORAGE AND TEMPERATURE

2.8.1 The 1995/1996 can be stored at temperatures ranging from -40° C to $+70^{\circ}$ C at 75% relative humidity without adverse effects to PCBs or components. The counter must be brought within its specified operating range of 0° C to $+50^{\circ}$ C before power-on.

2.9 FUNCTIONAL CHECK

2.9.1 Introduction

2.9.1.1 The following test procedure confirms whether or not the 1995/1996 is performing correctly by checking most of the counter's circuitry. This procedure should be conducted when the 1995/1996 is first put into service and after shipment to a new location.

2.9.1.2 Now perform the following procedure:

- a. Connect the 1995/1996 to a suitable AC power supply
- b. Turn on the rear-panel power switch. It should illuminate. Confirm that the front-panel POWER (ON/STBY) button is out (1) and the STBY LED lit
- c. Depress the front-panel POWER (ON/STBY) button to ON, supplying power to the entire counter. Verify that the STBY LED turns off
- d. Confirm that the instrument model number "1995" or "1996" is displayed for about two seconds, and then the main display blanks

NOTE:

Home-state conditions for the 1995/1996 are listed in Subsection 3.2.3. Refer as required.

- e. Provide a 50Ω coaxial test lead fitted with BNC connectors. This lead should be 60 cm to 1 m long
- f. Using the test lead, connect the 10 MHz REF-OUT connector (see Figure 3.2) on the rear panel to Input A's connector

After power-on, the following home-state conditions exist: FREQ A, AUTO-TRIG A, X1, 1 M Ω , AC-coupling, Filter off, and COM A off.

- g. Verify that the main display shows 10.000000 ± 1 count E6 Hz; that both the GATE and Input A TRIG LEDs flash
- h. Select Input B using key sequence <21> SHIFT STORE SF SHIFT SF. Verify that the SF LED is lit
- i. Using the same coaxial test lead, connect the 10 MHz REF-OUT connector to Input B's connector
- i. Repeat step g for Input B
- k. Toggle the SF key using key sequence SHIFT SF. The SF LED should turn off
- l. Disconnect the test lead between the REF-OUT and Input B connectors
- m. If the counter is Model 1996, select FREQ C. Connect the test lead between the REF-OUT and Input C connectors
- n. Verify that the main display shows 10.0000000 ± 1 count E6 Hz and that the GATE LED flashes

-	
(A)	
	:

3.1 INTRODUCTION

3.1.1 This section contains information for operating the 1995/1996 as a bench instrument. It provides General Operating Information, Front and Rear Panel Descriptions, and Operating Procedures.

3.2 GENERAL OPERATING INFORMATION

3.2.1 If the counter is being used for the first time or at a new location, ensure that the voltage selector is set for the correct local AC supply before turning on the instrument. Refer to Subsection 2.7.2, as required, for details on line voltage selection.

3.2.2 Power-On and Self Test

- 3.2.2.1 Turn on the rear power switch, placing the counter in the Standby mode. The front-panel STBY LED should be lit if the red POWER-ON button is out (1). In Standby, power is supplied to the instrument's frequency standard (timebase). This eliminates the need for warmup each time the 1995/1996 is turned on.
- 3.2.2.2 Depress the POWER-ON/OFF button to its ON (_) position. Power should now be supplied to the entire counter and the STBY LED should be off.
- 3.2.2.3 After powering-on, the 1995/1996 executes a programmed self-test of the major internal circuitry. This check verifies normal operation of the counter's microcomputer, counting circuitry, timebase, and ROM memory circuitry. Should a failure occur during this self-test, a numbered error is displayed.

3.2.3 Home State

- 3.2.3.1 After self-test, the counter reverts to a home state, ready for operation. The following home-state conditions are selected after "self-test":
 - a. AUTO-TRIG A enabled; AUTO-TRIG B disabled
 - b. Time Interval DELAY: 1 millisecond. (Verify using key sequence SHIFT RECALL DELAY)
 - c. GATE Time: ten milliseconds. (Verify using key sequence SHIFT RECALL GATE)
 - d. Math constants X, Y and Z: 0, 1 and 1, respectively. (The value for scale constant Z should never be zero.)
 - e. FREQA
 - f. Slope A (positive); Slope B (negative)
 - g. Attenuation: X1 (Input A); X50 (Input B)
 - h. Input impedance: $1 M\Omega$

- i. Separate inputs (i.e., Common A LED is off)
- i. Filter: off
- k. Hysteresis: 25 mV p-p (lower value)
- l. Sample(n) value: 100
- m. Input A and B trigger levels: Zero (relevant only if auto-trigger is not selected)
- n. Input Coupling: AC-coupled (Inputs A and B)

3.2.4 Main Display

- 3.2.4.1 Readings are displayed in engineering format with a 10-digit mantissa, 1-digit exponent, and floating decimal point. It is assumed that the reading is positive unless (1) the negative-sign LED to the left of the display is lit, or (2) a negative sign precedes the displayed mantissa. Keyboard entries are always right-justified. The largest displayed reading is 999.999999 with a +9 exponent; the smallest number is 1.000000000 with a -9 exponent. The 1-digit exponent range is -9 to +9.
- 3.2.4.2 The selected function and gate time determine the number of digits displayed. Generally, the longer the gate time, the more digits displayed. The RESOLUTION (††) keys are used to either step the gate time up (to 100 seconds), increasing the number of digits displayed; or down (to 200 nanoseconds), decreasing the number of digits displayed.
- 3.2.4.3 LED indicators for units in Hz (hertz) and S (seconds) are located at the right of the exponent display. Units for some functions are implied. For example, phase angle measurements are in degrees. Seven LEDs (O/F, REM, ADDR, SRQ, EXT ARM, EXT STD, and GATE) are situated immediately below the display (see Table 3.1).

3.2.5 Keyboard Organization

- 3.2.5.1 The front panel of the 1995/1996 is arranged logically by function into color-coded keyboard/LED groups. Refer to the front-panel figures and Table 3.1 for location and description. Listed below (left to right) are the keyboard groups with their color coding indicated in parentheses:
 - a. General Operating (gray)
 - b. FUNCTION (yellow)
 - c. INPUT C (1996 only-blue)
 - d. DATA ENTRY (brown)
 - e. INPUT A (blue)
 - f. Input Control (gray)
 - g. INPUT B (blue)

3.3 PANEL DESCRIPTIONS

3.3.1 Front Panel Features

3.3.1.1 Refer to Table 3.1 and the front-panel figures. They show and describe front-panel controls, indicators, and connectors.

NOTE:

In the following table, LEDs shown in the "Item" column with an asterisk (*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

Table 3.1 - Front-Panel Controls, Indicators, and Connectors





Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

Reference	Item	Function/Description
4	O/F LED*	Readout overflows the tenth digit of the display
5	GPIB LEDs:	
(5 A)	REM LED*	Counter under remote control over the GPIB interface
(5B)	ADDR LED*	Counter is being addressed as either a talker or listener over the GPIB interface
5,0	SRQ LED*	Counter has transmitted a service request over the GPIB interface
6	EXT ARM LED*	External arming is controlling the measurement start and stop points
7	EXT STD LED*	Counter is operating from an external frequency standard reference
8	GATE LED*	Measurement gate is operating, starting or stopping a measurement cycle
9	Display Units LEDs:	Neither LED lights when a phase angle, ratio, totalize measurement, or a constant is displayed
9A)	Hz LED*	Units in Hertz for a frequency measurement
9B	S LED*	Units in Seconds for a time measurement
10	RESOLUTION Keys (♣♦)	Step the measurement period (i.e., gate time and also the resolution) either up (†) or down (†). This increases or decreases the number of digits displayed. In Recall Special Function mode, the lowest special function number is initially displayed. Use the RESOLUTION (††) keys to scroll (with wrap-around) through special function numbers on display

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)



Reference	" Item	Function/Description
	RESET/CONTINUE, LOCAL Key	This key provides the following: RESET Terminates the measurement in progress, clears the main display, and triggers a new measurement NOTE: In HOLD mode, pressing this key triggers a new measurement cycle CONTINUE Returns the counter to the measurement mode, triggers a new measurement cycle, after the display of recalled number or constant LOCAL Returns the counter to front-panel control from remote control on the GPIB, provided local lock-out has not been set
(12)	HOLD Key/LED	Toggles counter in and out of HOLD (single-shot measurement). LED lights in HOLD. In HOLD, the measurement in progress is completed and displayed. See NOTE under Reference (1). Special Function 61 causes the HOLD key to successively start and stop measurements for manual Totalize
13)	FUNCTION Keys († †)	Select in succession the counter's measurement function. The corresponding FUNCTION LED is lit. Function selection "wraps around" at both ends

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

Reference	- Item	Function/Description
(14)	FUNCTION LEDs: Indicate selected function	
		FREQ C FREQ A FREQ A PERIOD A POS WIOTH A NEG WIDTH A PHASE AZE B DUTY A RATIO C/B PRATIO C/B PHASE AZE B DUTY A SLEW A 14A -14B -14B -14B -14C -14C -14B -14L -14L -14E -14E -14M
(14A)	FREQ C*	Input C Frequency (1996 only)
(14B)	FREQ A*	Input A Frequency
(140)	PERIOD A*	Input A Period
(14 D)	TI A→B*	Time Interval (Input A for start, Input B for stop)
(14E)	TOTAL A by B*	Totalize (Input A events gated by Input B)
(14F)	RATIO A/B*	Ratio A/B (Ratio of Frequency A to Frequency B)
(14G)	RATIO C/B*	Ratio C/B (Ratio of Frequency C to Frequency B)
(14H)	RISE A*	Input A Rise Time (10% start, 90% stop trigger points)
(14I)	FALL A*	Input A Fall Time (90% start, 10% stop trigger points)
(14J)	POS WIDTH A*	Input A Positive Pulse-Width (50% trigger points)
(14 K)	NEG WIDTH A*	Input A Negative Pulse-Width (50% trigger points)
(14 L)	PHASE A rel B*	Phase difference (Input A relative to Input B)
(14M)	DUTY A*	Input A Duty Cycle
(14N)	SLEW A*	Input A Slew Rate (positive/negative, 20% to 80% trigger points)

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)




Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

Reference	Item	Function/Description
(15E)	CE Key	Clears current display number and entry
(15F)	Shifted Key Functions: SHIFT Key/LED*	Enables any shifted key function. After pressing a shifted key function (except for STORE, RECALL, and MEMORY), counter immediately returns to its unshifted state with the SHIFT LED turning off
(15G)	SF Key/LED*	Enables all selected special functions (SHIFT SF). Also stores (<nn) (sihft="" 3.4.8="" and="" details<="" for="" functions.="" recall="" recalls="" see="" sf)="" shift="" special="" store="" subsection="" td=""></nn)>
(15H)	DELAY Key/LED*	Enables a time-interval stop delay (SHIFT DELAY) in TI A-B. Also, stores (value) SHIFT STORE DELAY) and recalls (SHIFT RECALL DELAY) a time-interval stop delay. Enabling a delay in a non-TI function produces an error message. Selecting a non-TI function when in delay disables DELAY and turns off the LED
<u>(15I)</u>	MEAN(n) Key/LED*	Enables calculation and display of the mean (average) of (n) samples. Pressing SHIFT MEAN(n) deselects the STD(n) key if enabled. Pressing RESET restarts the period of (n) samples
(15J)	- STD (n) Key/LED*	Enables calculation and display of the standard deviation of (n) samples. Pressing SHIFT STD(n) deselects the MEAN(n) key if enabled. Pressing RESET restarts the period of (n) samples
(15K)	(R-X) Y/Z Math Key/LED*	Selection of Math computation mode
15L	STORE Key	Stores constants for math functions, gate time, time-interval delay, (n) samples, GPIB address and special functions. Used with MEMORY key to store complete measurement (i.e., machine) setups
(15M)	RECALL Key	Recalls constants for math functions, gate time, time-interval delay, (n) samples, GPIB address and special functions and calibration. Used with MEMORY key to recall complete measurement (i.e., machine) setups
(15 N)	MEMORY Key	Store and recall complete measurement setups, memory locations 0 to 9, and calibration constants, locations 10 to 33 (see Table 3.16). Use the key sequence SHIFT STORE/RECALL MEMORY(N). Attempted store or recall of an out-of-range number produces an error message

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)




Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

Reference	Item	Function/Description
(16 D)	_√/\Keys/LEDs*	Toggle between positive (\mathcal{I}) and negative (\mathbb{L}) trigger slopes of Inputs A and B. LED lit in positive slope
16E	50Ω/1MΩ Keys/LEDs*	Toggle between 50Ω and $1M\Omega$ input impedance for Inputs A and B. LED lit in 50Ω mode
16F)	ATTN (X1, X10, X50) Keys	Attenuation for Inputs A and B. The decimal point shifts in the LEVEL A and B displays, indicating attenuation range selected (X1=X.XX, X10=XX.X, and X50=XXX.)
(16 G)-	LEVEL A and B Displays	Indicate current trigger level (manual or autotrigger). LEVEL A and LEVEL B also show TRIG (current trigger level), V MAX, V MIN, and Vpp when selected using the DISPLAY key (17D)
(16 H)	TRIG LEDs/Inputs A and B	Flash to indicate input signal is triggering measurement circuits
17)	INPUT CONTROL Keys/LEDs*	Control Input A and B signals NOTE: LEVEL keys have no LED indicators 17D DISPLAY TRIG TO W MAX V MIN V PP V PP
(17A)	LEVEL † † Keys	Step manually-set trigger levels either up (†) or down (†) in increments of 0.01, 0.1, or 1 volts for the X1, X10, and X50 attenuation ranges,
		rcspectively. Use key sequence TRIG-LEVEL LEVEL TRIG-LEVEL
(17B)	FILTER Key/LED	Toggles a low-pass input filter (100 kHz cutoff frequency) for Inputs A and B. LED lights when filter is on. Special Functions 28 and 29 permit separate filter selection for Inputs A and B, respectively

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)




Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

Reference	Item	Function/Description
19)	INPUT C (1996 only)	BNC connector high-frequency INPUT C (40 MHz-1.3 GHz range). INPUT C is used with INPUT B for Ratio C/B. Special Function 21 provides Ratio C/A capability. Protection against excessive signal levels (>5V rms) is provided by a fuse in the input socket

NOTE:

In the above table, LEDs shown in the "Item" column with an asterisk (*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

3.3.2 Rear-Panel Features

3.3.2.1 Refer to Table 3.2 and figure at top. They indicate and briefly describe the rear-panel controls and connectors.

Table 3.2 - Rear-Panel Controls and Connectors




Table 3.2 - Rear-Panel Controls and Connectors (Con't)

Reference	Item	Function/Description
8	INPUT A Connector (Option 01)	Rear-panel Input A
9	INPUT B Connector (Option 01)	Rear-panel Input B
10	INPUT C Connector (Option 01) NOTE: Front-panel INPUTS A, B, and C are not connected when Option 01 is installed. Input is only via the rear- panel connectors	Rear-panel Input C
	GPIB Connector	GPIB (IEEE-STD-488-1978) connector
(12)	Power Input Module:	
(12 A)	AC Power Input Socket	Standard connector for the AC power supply
12B	Line Voltage Selector	Small printed circuit card inserted in module to select correct AC line voltage. The selected voltage (100, 120, 220, or 240 VAC) is visible through the small window
(12C)	Line Fuse	A glass cartridge Slow-Blow fuse. Line fuse ratings for available line voltages are shown on the upper-left of the rear-panel
(13)	OSC ADJ	Adjustment of the internal reference frequency standard

3.4 OPERATING PROCEDURES


3.4.1 Measurement Functions

3.4.1.1 Tables 3.3-3.13 with figures describe the basic bench functions of the 1995/1996.

NOTE:


Review as required Table 3.1, References 18 and 19, for use of Inputs A, B, and C, including Special Function 21 permitting interchange of Inputs A and B. See also Subsection 3.4.8 and Table 3.14 for special functions.

Table 3.3 - Frequency Measurement




- 1. -Turn power on.
- 2. Select FREQ A or FREQ C (1996 only) using FUNCTION keys (13).
- 3. If FREQ A is selected, set the AC/DC coupling (16C) and input impedance (16E) as required.
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect the measurement signal to INPUT A (DC to 200 MHz) (18) or INPUT C (40 MHz to 1.3 GHz) (19).
- 6. If a specific gate time is desired, enter it (in seconds, using the exponential format for small values) using key sequence (value) SHIFT (15F) STORE (15L) GATE (15R). Skip step 7 if step 6 is being used to enter the gate time.
- 7. Use the RESOLUTION + keys 10 to select the required display resolution and gate time if step 6 was not used.
- 8. If FREQ A is selected, either set the trigger level manually using key sequence (value)+/- (15C) TRIG-LEVEL (A) (16B), for select AUTO-TRIG (A) (16A). Check that Input A TRIG LED (16H) flashes.
- 9. If a frequency below 100 kHz is to be measured in the presence of high frequency noise, select the FILTER (178).
- 10. Set the input hysteresis (17F) at low or high as required. The high setting may be used to filter low-frequency noise.
- 11. If external arming/gating is needed, connect the arming/gating signal and select the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 12. Select the Hold mode 12 for single-shot measurements. Press the RESET 11 while in Hold to trigger a new measurement.

Table 3.4 - Period Measurement



- 1. Turn power on.
- 2. Select PERIOD A using FUNCTION keys (13).
- 3. Set the AC/DC coupling (16C) and input impedance (16E), as required.
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect the measurement signal to INPUT A (18).
- 6. If a specific gate time is desired, enter it (in seconds using the exponential format for small values) using key sequence (value) SHIFT (15F) STORE (15L) GATE (15R). Skip step 7 if step 6 is being used to enter the gate time.
- 7. Use the RESOLUTION + keys (10) to select the required display resolution and gate time if step 6 was not used.
- 8. Either set the trigger level manually using key sequence (value) +/- (15C) TRIG-LEVEL (A) (16B), or select AUTO-TRIG (A) (16A). Check that Input A TRIG LED (16H) flashes.
- 9. If a frequency below 100 kHz is to be measured in the presence of high frequency noise, select the FILTER (178).
- 10. Set the input hysteresis (17F) at low or high as required. The high setting may be used to filter low-frequency noise.
- 11. If external arming/gating is needed, connect the arming/gating signal and store the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 12. Select the Hold mode 12 for single-shot measurements. Press the RESET (11) while in Hold to trigger a new measurement.

Table 3.5 - Time Interval Measurement



- 1. Turn power on.
- 2. Select TI A→B using FUNCTION keys (13).
- 3. Set AC/DC coupling (16C), input impedance (16E), and slope (16D) for Inputs A/B as required. If the start and stop signals are from the same source, select COM A (17E).
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect the start signal to INPUT A 18. If a separate source for the stop signal is used, connect the stop signal to INPUT B (18).
- 6. Either set the trigger levels A/B manually using key sequence < value > +/- (15C) TRIG-LEVEL (16B), or select AUTO-TRIG A/B (16A). Check that Inputs A and B TRIG LEDs (16H) flash.
- 7. Set the input hysteresis (17F) at low or high as required.
- 8. If internal delayed arming of the stop circuit is required, enter the delay into memory using key sequence < value > SHIFT (15F) STORE (15L) DELAY (15H).

 Enable the delay using key sequence SHIFT (15F) DELAY (15H).
- 9. If external arming/gating is needed, connect the arming/gating signal and store the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 10. Select the Hold mode (12) for single-shot measurements. Press the RESET (11) while in Hold to trigger a new measurement.

48


- 1. Turn power on.
- 2. Select TOTAL A by B using FUNCTION keys (13).
- 3. Set AC/DC coupling (16C), input impedance (16E), and slopes (16D) as required.
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.

Input A slope selects the slope of the events to be totalized. The measurement period, however, starts on Input B slope and stops on the opposite slope.


- 5. Connect the signal to be totalized to INPUT A (18) and the control signal to INPUT B (18).
- 6. Either set the trigger levels A/B manually using key sequence $\langle value \rangle + /-$ (15C) TRIG-LEVEL (16B), or select AUTO-TRIG A/B (16A). Check that Inputs A and B TRIG LEDs (16H) flash.
- 7. If a frequency below 100 kHz is to be measured in the presence of high-frequency noise, select the filter (178).
- 8. Set the input hysteresis (17F) at low or high as required. The high setting may be used to filter low-frequency noise.
- 9. If internal delayed arming of the stop circuit is required, enter the delay into memory using key sequence (value) SHIFT (15F) STORE (15L) DELAY (15H).

 Enable the delay using key sequence SHIFT (15F) DELAY (15H).
- 10. If external arming/gating is needed, connect the arming/gating signal and store the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 11. Select the Hold mode (12) if necessary. Press the RESET (11) while in Hold to trigger a new measurement.

Table 3.7 - Manual Totalize Measurement



- 1. Turn power on. Select TOTAL A by B using the FUNCTION keys (13).
- 2. Set AC/DC coupling (16C), input impedance (16E), and slope (16D) for Input A as required.
- 3. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 4. Enter Special Function 61 using key sequence 61 SHIFT (15F) STORE (15L) and SF (15G). Enable special functions using key sequence SHIFT (15F) SF (15G).
- 5. Connect the measurement signal to INP UT A (18).
- 6. Either set trigger level A manually using key sequence (value) +/- (15C) TRIG-LEVEL (16B), or select AUTO-TRIG A (16A). Check that Input A TRIG LED (16H) flashes.
- 7. If a frequency below 100 kHz is to be measured in the presence of high-frequency noise, select the filter (178).
- 8. Set the input hysteresis (17F) at low or high as required. The high setting may be used to filter low-frequency noise.
- 9. Operate the HOLD key 12. Verify that the count stops. The displayed result is cumulative over successive measurement cycles. Use the RESET key 11 to clear the display. Check that the main display blanks before triggering new measurement cycles.




1. Turn power on.

3 - 21


- 2. Select RATIO A/B or RATIO C/B (1996 only) using FUNCTION keys (13).
- 3. Set AC/DC coupling (16C), input impedance (16E), and slope(s) (16D) as required.
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect one signal to INPUT B (18) and the other to INPUT A (18) or INPUT C (19). The lower frequency signal should be connected to INPUT B.
- 6. If a specific gate time is desired, enter it (in seconds, using the exponentia format for small values) using key sequence (value) SHIFT (15F) STORE (15L) GATE (15R). Skip step 7 if step 6 is being used to enter the gate time.
- 7. Use the RESOLUTION $\uparrow \downarrow \text{keys} (10)$ to select the required display resolution.
- 8. If RATIO A/B is selected, either set trigger levels A/B manually using key sequence (value) +/- (150) TRIG-LEVEL (16B), or select AUTO-TRIG A and B (16A). Check that Inputs A and B TRIG LEDs (16H) flash. For RATIO C/B, the trigger level for only INPUT B may be specified.
- 9. If a frequency below 100 kHz is to be measured in the presence of high frequency noise, select the filter (178).
- 10. Set the input hysteresis (17F) at low or high as required.
- 11. If external arming/gating is needed, connect the arming/gating signal and selec the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 12. Select the Hold mode 12 for single-shot measurements. Press th RESET 11 while in Hold to trigger a new measurement.

Table 3.9 - Positive/Negative Pulse Width Measurements



- 1. Turn power on.
- 2. Select either POS WIDTH A or NEG WIDTH A using FUNCTION keys (13).
- 3. Connect measurement signal to INP UT A (18).


All other controls are set automatically.



- 1. Turn power on.
- 2. Select either RISE A or FALL A using FUNCTION keys (13).
- 3. Connect measurement signal to INPUT A (18).

All other controls are set automatically.


Table 3.11 - Phase A rel B Measurement



- 1. Turn power on.
- 2. Select PHASE A rel B using FUNCTION keys (13).
- 3. Select AC/DC coupling (16C), in put impedance (16E), and slopes (16D) as required. Selected slopes for signals A and B should be the same.
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect the signals to be compared to INP UT A and INP UT B (18).
- 6. Either set the trigger levels A/B manually using key sequence (value) +/
 (15C) TRIG-LEVEL (16B), or select AUTO-TRIG A/B levels (16A). Check that
 Inputs A/B TRIG LEDs (16H) flash.
- 7. Select the Hold mode (12) for single-shot measurements. Press the RESET (11) while in Hold to trigger a new measurement.

A phase measurement is always positive, representing the angle by which Input A's signal leads that of Input B. The signals for phase measurement must be continuous and have the same frequency.


Table 3.12 - Duty A Measurement



- 1. Turn power on.
- 2. Select DUTY A using FUNCTION keys (13).
- 3. Select the slope (16D) as required.
- 4. Connect the signal to INPUT A (18).

All other controls are set automatically.

Table 3.13 - Slew A Measurement



- 1. Turn power on.
- 2. Select SLEW A using FUNCTION key (13).
- 3. Select the slope (16D) as required.
- 4. Connect the signal to INPUT A (18).

All other controls are set automatically.

1

3.4.2.1 Introduction

3.4.2.1.1 Refer to Figure 3.1 for this subsection. The 1995/1996 both provide manual automatic (including single-shot) trigger setting for Inputs A and B. Manual trigger select involves setting the levels in ±5V, ±50V, and ±250V ranges, with corresponding resolutions of mV, 100 mV, and 1V. These ranges correspond to attenuation settings of 1X, 10X, and 50X at LEVEL A and B trigger displays of X.XX, XX.X, and XXX., respectively. Auto-Trigger level the mean of the positive and negative-peak values of the input signal as automatical determined by the counter.




Figure 3.1 - Trigger Level Setting

3.4.2.2 Manual Trigger Setting

NOTE:

An attenuation setting of X1 and a trigger level of 1.23 volts are used in the following description.

- 3.4.2.2.1 Set the trigger level manually using one of the following key sequences:
 - a. For setting a +1.23, use <1.23 > TRIG-LEVEL (16B)
 - b. For setting a -1.23, use +/- (15C) <1.23> TRIG-LEVEL (16B)
- 3.4.2.2.2 After entering a manual trigger level, it is continuously displayed on the LEVEL A/LEVEL B LED(s) (16G). The 1995/1996 returns immediately to its measurement mode after trigger setting. TRIG A/TRIG B LED(s) (16H) flash if the counter is triggered from the input signal.
- 3.4.2.2.3 Use key sequence TRIG-LEVEL (16B) LEVEL (17A) TRIG-LEVEL (16B) to step the displayed trigger level up or down by 0.01 (X1), 0.1 (X10), or 1. (X50) as required. Verify the trigger level changes on the LEVEL A/LEVEL B LED(s) (16G).
- 3.4.2.2.4 A manual trigger level that is out-of-range for the current attenuation setting produces an error message.

INPUT A and B each have one trigger-level store. Using the Auto-Trigger mode overwrites a manually stored trigger setting. Also, pressing the AUTO-TRIG key (16A) while manually setting the level enables the Auto-Trigger mode. Toggle the AUTO-TRIG key (16A) off, then enter a manual trigger level.

- 3.4.2.2.5 Press the DISPLAY key (170) to show V MAX, V MIN or Vpp of the input signal in the LEVEL A/LEVEL B display.
- 3.4.2.3 Automatic Trigger Setting
- 3.4.2.3.1 Press the required AUTO-TRIG key (16A) to calculate and show the trigger level in the LEVEL A/LEVEL B display. Automatic attenuation setting occurs in the Auto-Trigger mode.
- 3.4.2.3.2 Press the DISPLAY key (17D) to show V MAX, V MIN, or Vpp of the input signal in the LEVEL A/LEVEL B display.
- 3.4.2.4 Single-Shot Automatic Trigger
- 3.4.2.4.1 Automatic trigger settings vary as peak input levels change. To execute and store a single-shot Auto-Trigger level:
 - a. Enter Special Function 31 using key sequence 31 SHIFT (15F) STORE (15L) and SF (15G)
 - b. Enable special functions using key sequence SHIFT (15F) SF (15G)
 - c. Press the AUTO-TRIG key (16A). The LED lights as the level is calculated and set, then turns off.
- 3.4.2.4.2 The stored level is retained as a manually set value until either (1) another single-shot measurement is made, or (2) a new manual trigger level is entered.
- 3.4.2.4.3 To execute additional single-shot trigger settings, press the AUTO-TRIG key (16A) again with Special Function 31 enabled.

3.4.3 Gate Time and Resolution

3.4.3.1 Frequency Functions

3.4.3.1.1 Gate Time Mode - by specifying the counter's gate time, the user can set the resolution in the frequency, period, and ratio functions. Gate times from 200 ns to 100s may be selected. To enter a gate time, use the key sequence (value) SHIFT STORE GATE where (value) is either in decimal or exponential form. To recall a gate time for display, use the key sequence SHIFT RECALL GATE. Use the RESOLUTION \ \display keys to decadically step the displayed gate time (and resolution) either up(\dagger) towards 100 s or down (\dagger) towards 200 ns. The counter's gate time (and resolution) can be set to display from one to ten digits (with overflow).

EXAMPLE

Assume EREQ A is selected and a 1 ms gate time specified. Successively pressing the RESOLUTION ($\frac{1}{2}$) key will select and display gate times (and resolutions) of 10 ms, 100 ms, 1s, 10s, and 100s. Successively pressing the RESOLUTION ($\frac{1}{2}$) key will select and display gate times (and resolutions) of 100 μ s, 10 μ s, and 1 μ s. Pressing the RESOLUTION ($\frac{1}{2}$) key again after displaying 1 μ s will not produce a gate time of 100 ns as this value is smaller than the 200 ns lower gate-time limit. The 1 μ s will continue to display on the counter.

3.4.3.1.2 Resolution Mode - when no gate time is specified in frequency, period, and ratio functions, the counter's resolution can be selected using the RESOLUTION (†) keys. Now the gate time is automatically set via the number of displayed digits of resolution. Except in some Math computations, pressing the RESOLUTION (†) keys will increment/decrement the display by one digit per keyboard maneuver. Each digit displayed decadically increases/decreases the counter's resolution within the counter's gate time range. Gate times from 200 ns to 100 s may be selected. There will be no step-up or-down when the RESOLUTION (†) keys are pressed in Time Interval, Totalize, Rise/Fall Time, Positive/Negative Pulse Width, or Slew Rate functions.

EXAMPLE

A 9-digit resolution of a measurement is possible in a 1-second gate time; 10-digit resolution in a 10-second gate time; and 10-digit resolution plus overflow in a 100-second gate time. If one selects a gate time which sets a resolution exceeding the 10-digit display resolution, then an overflow of the most significant digit(s) and lighting of the O/F LED occurs. Two overflow states are permitted in the 1995/1996. In an overflow condition, the user can reduce the gate time to display any "dropped" digit(s). Digits that overflow are not lost, but remain stored in the counter's registers for output over the GPIB.

3.4.3.2 Time Functions

3.4.3.2.1 In Time Interval functions (TI A+B, Rise/Fall, and Pulse Width, e.g.,), the input signal is synchronized with the measurement gate. Thus, there is no gate time as such. The input signal, therefore, determines the counter's resolution. On the 1995/1996, a single-shot Time Interval resolution to 1 ns is possible.

3.4.4 Delay Mode

3.4.4.1 When Time Interval (TI), Totalize, or Positive/Negative Pulse Width is selected, an internal delay from 200 ns to 100 s may be entered from the front panel. This permits the user to increase the elapsed time between the start and stop trigger points by the gate time range. Once stored, the delay may be enabled/disabled as required. Use of the Delay mode prevents premature triggering from spurious signals during measurement.

- 3.4.4.2 The delay is stored using either an exponential or decimal format. Use one of the following key sequences to store, for example, a 1 µs delay:
 - a. 1 EXPONENT +/- 6 SHIFT STORE DELAY
 - b. <.000001>SHIFT STORE DELAY

Once the delay is entered, the counter returns to the measurement mode.

- 3.4.4.3 Recall the delay to the main display using key sequence SHIFT RECALL DELAY.
- 3.4.4.4 Enable and disable a stored delay by successively using key sequence SHIFT DELAY. The LED lights when the Delay mode is enabled.

3.4.5 Arming/Gating Selection

3.4.5.1 Refer to Table 3.14 as required. External arming, external gating, and synchronous window auto-trigger (Syn. Wind. AT) modes are selectable via special functions for Inputs A, B, or D.

3.4.5.2 External Arming

3.4.5.2.1 Special Functions 82.0 through 83.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start edges in the 1995/1996.

3.4.5.3 External Gating

3.4.5.3.1 Special Functions 85.0 through 88.3 as applied to external gating inputs (A, B, or D) permit selection of positive or negative start/stop edges in the 1995/1996.

3.4.5.4 Synchronous Window Auto-Trigger (Syn. Wind. AT)

3.4.5.4.1 Special Functions 91.0 through 94.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start/stop edges in the counter. Auto-trigger can establish the positive/negative signal peak measurements and trigger level only during the time when the Syn. Wind. AT signal is present. The auto-trigger can now be used for display of peak voltage values of a specific pulse(s) selected by the operator using the Syn. Window AT signal.

3.4.6 Math Function (R-X)Y/Z

3.4.6.1 The Math function applies to all counting and timing functions of the 1995/1996 except phase measurement. This function permits measurement value R to be offset, normalized, and/or scaled before display using stored constants X, Y, and/or Z, respectively. The display indicates (R-X)Y/Z after enabling the Math function. Home state values for X, Y, and Z are 0, 1, and 1, respectively $(Z\neq 0)$ at any time).

3

3.4.6.2 Math Constant Storage

3.4.6.2.1 Constants X, Y, and/or Z must be stored before enabling the Math function. Use key sequence (value) SHIFT STORE X/Y/Z, where (value) is in decimal or exponential form, to enter any of the constants. The permissible range of values for the Math constants is \pm 0.000000001E-9 to \pm 999999999999. Any number exceeding this range will result in "Error 20" being displayed.

3.4.6.3 Math Constant Recall

3.4.6.3.1 Recall stored Math constants to the main display using key sequence SHIFT RECALL X/Y/Z.

3.4.6.4 Math Function Enabling/Disabling

3.4.6.4.1 Enable and disable the Math function by successively using key sequence SHIFT(R-X)Y/Z. The LED lights when the Math function is enabled.

3.4.7 Statistical Functions/(n) Samples

3.4.7.1 The 1995/1996 Statistical functions include the Mean, Standard Deviation, and Low/High values for user-entered (n) samples. Mean and Standard Deviation are enabled using single front-panel keys; Low/High values by special functions.

3.4.7.2 (n) Samples

- 3.4.7.2.1 The range of (n) samples is any positive integer from 2 to 9999 (fractions entered for n are truncated). Home state value for (n) samples is 100.
- 3.4.7.2.2 To store (n) samples, use the key sequence $\langle n \rangle$ SHIFT STORE (n) where $\langle n \rangle$ is a valid integer. To recall (n) samples for display, use the key sequence SHIFT RECALL (n). Pushing RESET restarts the period of (n) samples.

3.4.7.3 High/Low Values

3.4.7.3.1 Use Special Function 51 and key sequences 51 SHIFT STORE SF and SHIFT SF to calculate and display the High value of (n) samples. Use Special Function 52 and key sequences 52 SHIFT STORE SF and SHIFT SF to calculate and display the Low value of (n) samples. If enabled, the MEAN(n) or STD(n) key is disabled during determination of High/Low values.

3.4.7.4 MEAN(n)/STD(n) Functions

3.4.7.4.1 Successively use key sequence SHIFT MEAN(n) or SHIFT STD(n) to enable and disable the corresponding statistical function. Pressing SHIFT MEAN(n)/SHIFT STD(n) automatically deselects the opposite function if enabled. Updating of the main display for either statistical function only occurs after (n) samples have been executed.

3.4.8 Special Functions

3.4.8.1 Table 3.14 lists the special functions available on the 1995/1996. All special functions are designated by either a two or three-digit special function number (NN or NN.N). In the table, special functions are organized by mutually exclusive groups shown by lined sections. Selecting a member of one of these groups automatically deselects all other special functions in that group. Storing a circled special function disables all special functions in a group. Circled special functions may not be recalled.

3.4.8.2 Special Function Storage

- 3.4.8.2.1 Special function numbers must be entered into memory before special functions can be enabled. Use the following key sequence to store, for example, special function number 81: 81 SHIFT STORE SF.
- 3.4.8.2.2 The digits for a special function number are shown on the main display as the numeric keys are pressed. Once the number is stored, the counter automatically returns to the measurement mode. Storing a special function number overwrites other numbers within its group.

3.4.8.3 Special Function Recall

3.4.8.3.1 Stored special functions are recalled to the main display using key sequence SHIFT RECALL SF. The lowest special function number in memory will be shown first on the display. Use the RESOLUTION keys (\(\frac{1}{2}\)) to scroll through the current set of special function numbers.

3.4.8.4 Special Function Enabling/Disabling

3.4.8.4.1 Enable and disable stored special functions by successively using key sequence SHIFT SF. The LED lights when special functions are enabled.

NOTE:

Storing a special function when special functions are enabled immediately enables that special function.

Table 3.14 - Special Functions (SFs)

SF Number	Function
0	No special functions. Storing SFO erases all current special functions. SFO r be recalled for display. SFO is present after power-up
20 21	Default for SF 21. Normal Inputs A and B Inputs A and B exchanged
27) 28 29	Default for SFs 28, 29. Filter functions for both Inputs A and B Filter key functions with Input A only Filter key functions with Input B only
(30) 31	Default for SF 31. Continuous Auto-Trigger mode Single-Shot Auto-Trigger mode
(40) 41	Default for SF 41. Read rate of 300 ms Maximum read rate
50) 51 52	Default for SFS 51, 52. Normal statistics operation Display highest value for (n) samples Display lowest value for (n) samples
60) 61	Default for SF 61. Automatic start/stop totalize Manual start/stop totalize
70	Keypad test for front-panel LEDs. No SF enabling necessary; just store the SF to initiate the test
80)	Default for SFs 80 - 90. No external arming, external gate, or synchrc window auto-trigger (Syn. Wind. AT)

nous

Table 3.14 - Special Functions (Cont'd)

SF Number	Function	
(81)	External arming off	
82.0	Ext. arming, (+) slope	- Input A
82.1	1	- Input B
82.2		- Input D, Zero-Crossing Trigger Level
82.3	y	- Input D, TTL-Crossing Trigger Level
	(82.3 is the default for SFs 82.0 -	82.3)
83.0	Ext. arming, (-) slope	-Input A
83.1		- Input B
83.2		- Input D, Zero-Crossing Trigger Level
83.3		- Input D, TTL-Crossing Trigger Level
	-(83.3 is the default for SFs 83.0 -	83.3)
(84)	External gate off	
	Ext. gate, start (+) stop (+)	- Input A
85.0 85.1	Ext. gate, start (1) stop (1)	- Input B
85.2		- Input D, Zero-Crossing Trigger Levels
85.3		- Input D, TTL-Crossing Trigger Levels
. 00.0	(85.3 is the default for SFs 85.0 -	
86.0	Ext. gate, start (+) stop (-)	- Input A
86.1	Entroputor, som (, ===£ (,	- Input B
86.2		- Input D, Zero-Crossing Trigger Levels
86.3	Y	- Input D, TTL-Crossing Trigger Levels
	(86.3 is the default for SFs 86.0 -	86.3)
87.0	Ext. gate, start (-) stop (+)	- Input A
87.1		- Input B
87.2		- Input D, Zero-Crossing Trigger Levels
87.3		- Input D, TTL-Crossing Trigger Levels
	(87.3 is the default for SFs 87.0 -	
88.0	Ext. gate, start (-) stop (-)	- Input A - Input B
88.1		- Input B - Input D, Zero-Crossing Trigger Levels
88.2	*	- Input D, TTL-Crossing Trigger Levels
88.3	(88.3 is the default for SFs 88.0 -	
(90)	Synchronous Window Auto-Trigge	
91.0	Syn. Wind. AT, start (+) stop (+)	- Input A
91.1		- Input B
91.2		- Input D, Zero-Crossing Trigger Levels
91.3	(04 6	- Input D, TTL-Crossing Trigger Levels
	(91.3 is the default for SFs 91.0	
92.0	Syn. Wind. AT, start (+) stop (-)	- Input R
92.1		Input BInput D, Zero-Crossing Trigger Levels
92.2		- Input D, TTL-Crossing Trigger Levels
92.3	(92.3 is the default for SFs 92.0	
	(32.3 IS the detault for SFS 32.0	V 4 (V)

Table 3.14 - Special Functions (Cont'd)

SF Number	Number Function					
93.0 93.1 93.2 93.3	Syn. Wind. AT, start (-) stop (+)	- Input A - Input B - Input D, Zero-Crossing Trigger I - Input D, TTL-Crossing Trigger L				
94.0 94.1 94.2 94.3	(93.3 is the default for SFs 93.0 - 93.3) Syn. Wind. AT, start (-) stop (-) (94.3 is the default for SFs 94.0 - 94.3)	- Input A - Input B - Input D, Zero-Crossing Trigger I - Input D, TTL-Crossing Trigger I				

When the main function of the 1995/1996 is changed, Special Functions 80 - 94 are reviewed. If setup conditions are appropriate for the new function, they are retained; if they are not, they are cancelled. The setup conditions, however, are reactivated when the original function is reselected because of the counter's one level of keyboard memory.

3.4.9 Error Codes

evel

evel

3.4.9.1 Table 3.15 lists the error codes that may be displayed by the counter during local operation either as "OP Error" or in the form "Error NN" where NN is a 2-digit code number. Error codes will clear automatically after displaying for about 2-3 seconds.

Table 3.15 - Error Codes

Displayed Codes	Error Key invalid in present machine state or key out-of-sequence				
OP Error					
Error 20	Input number out-of-range				
23	Phase measurement ratio out-of-range				
24	Hardware ratio measurement ratio produced divide by zero				
25	Internal totalize error				
34	Display under flow				
35	Display overflow Non-Vol Memory error during calibration Non-Vol Memory error-data verification failure of machine setup				
40					
41					
42	store Non-Vol Memory error-attempted recall of nonexistent machine				
	setup store				
50	Normalize function error (R-X)Y/Z Statistical calculation error				
51					
60	Internal self-test: RAM				
61	Internal self-test: ROM				
62	Internal self-test: Non-Vol Memory				
63	Internal self-test: measurement amplifier failure				

Table 3.15 - Error Codes Cont^rd)

Displayed Codes	Error
64	Internal self-test: measurement logic failure
70	Floating point addition error
71	Floating point multiplication error
72	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point underflow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII error
- 82	Double precision to floating point conversion error
83	Integer division by zero
99	Internal software error

Table 3.16 - Non-Vol Memory Locations

Function/Description	Location
Non-vol memory recall from 0-9	0-9
Non-vol memory store from 0-9	0-9 (see Notes)

NOTE 1:

Storing a setup (memory locations 0-9) requires a nominal 2-second wait after keyboard entry.

NOTE 2:

Calibration constants can only be viewed when the unit is in the Check mode. Also, calibration constants are only stored during the CAL Store step of the calibration procedure (see Section 6).

10
11
12
13
14
15
16
17
18
19 20
20 21
21
22
23
24
25
26
27
28
29
30
31
32 33

.=.					
1					
	y) was no				
0.338					
Age :					
JW.					
, sec.	•				
{ 					
250					
(M)					
				,	
		•	, '		

1

4.1 GENERAL PURPOSE INTERFACE BUS (GPIB)

4.1.1 Introduction

4.1.1.1 This subsection provides operating information for the 1995/1996 using the GPIB system interface. The IEEE-488-1978 interface permits remote control of all the counter's functions except POWER ON/OFF. Inputs and outputs are made via a standard 24-pin GPIB connector (see Figure 4.1) on the rear panel. Pin location, signal line identification, and GPIB operation comply with IEEE-STD-488-1978. The GPIB provides interface capability with other instruments and a controller also using the interface-bus structure (see Figure 4.2). This figure also shows signal line designations and pin assignments. IEEE-STD-488-1978 subsets available are listed in Table 4.1.





Figure 4.1 - GPIB Connector (Rear Panel)



Pin	Nomenclature	Description
1 2 3 4 13 14 15 16	DIO-1 Data In/Out Bit 1 (LSB) DIO-2 Data In/Out Bit 2 DIO-3 Data In/Out Bit 3 DIO-4 Data In/Out Bit 4 DIO-5 Data In/Out Bit 5 DIO-6 Data In/Out Bit 6 DIO-7 Data In/Out Bit 7 DIO-8 Data In/Out Bit 8	Data lines are used to transfer data from one instrument to another
6 7 8	DAV (Data Valid) NRFD (Not Ready for Data) NDAC (Not Data Accepted)	Handshake lines operate in a proper time sequence for complete communication between instruments
5 9 10 11 17	EOI (End or Identify) IF C (Interface Clear) SRQ (Service Request) ATN (Attention) REN (Remote Enable)	Interface lines are used to provide an orderly flow of information between units
12 18 19 20 21 22 23 24	SHIELD GND (6) GND (7) GND (8) GND (9) GND (10) GND (11) GND (5 and 17)	

Figure 4.2 - Interface Signal Pin Assignments

4.2 GPIB DESCRIPTION

4.2.1 Refer to Figure 4.2. There are 24 lines available at the GPIB connector, including 16 signal and 7 ground return lines, and one shield. All of the data bus lines are either input or output lines, having the following characteristics:

Logic Levels:

 $1 = Low = \leq .8V$

 $0 = High = \geq 2.0 \text{V}$

Input Loading:

Each input = one TTL load

Output:

The output is capable of driving 15 interface bus loads. It consists of an open-collector driver and is capable of sinking 48 mA with a maximum voltage drop of 0.5 volts. See the IEEE-488 Electrical Specifications.

Table 4.1 - IEEE-488-1978 Standard Interface Subset Capability

GPIB Subset	Description	Applicable Capability				
SH1	Source Handshake	Complete Capability				
AH1	Acceptor Handshake	Complete Capability				
Т5	Talker	Complete Capability (1) Basic Talker (2) Serial Poll (3) Talk Only Mode (4) Unaddress if MLA				
TEO	Extended Talker	None				
L4	Listener	Complete except Listen Only (1) Basic Listener (2) Unaddress if MTA				
LE0	Extended Listener	None				
SR1	Service Request	Complete Capability				
RL1	Remote/Local	Complete Capability (1) REN - Remote Enable (2) LLO - Local Lockout (3) GTL - Go to Local				
PP0	Parallel Poll	No Capability				
DC1	Device Clear	Complete Capability (1) DCL - Device Clear (2) SDC - Selected Device Clear				
DT1	Device Trigger	Complete Capability GET - Group Execute Trigger				
C0	Controller	No Capability				
E1	Open Collector Bus Driver	s				

- The signal lines shown in Figure 4.2 consist of three functionally separate sets: Data, Handshake, and Interface.
- 4.2.2.1 <u>Data</u> the data lines consist of DIO-1 to DIO-8. These lines are the signal channels over which data flows between all instruments on the bus in bit-parallel, byte-serial form.
- 4.2.2.2 Handshake these three transfer lines consist of: DAV (Data Valid), NDAC (Not Data Accepted), and NRFD (Not Ready for Data). These lines provide communication between GPIB bus members (i.e., between the instrument that is talking and the instrument(s) that are listening) to synchronize the information flow across the eight data lines. These lines derive their nomenclature from their meaning in the low or 1 state (e.g., when NRFD is low, the device is Not Ready for Data).
 - a. DAV signifies that valid information is available on the data lines
 - b. NRFD signifies that the instrument is not ready to accept information
 - c. $\frac{NDAC}{\text{device}}$ signifies that information is not accepted by the acceptor bus
- 4.2.2.3 <u>Interface</u> these five interface lines coordinate the information flow on the bus.
 - a. IFC (Interface Clear) places the instrument in the Idle state (i.e., Untalk, Unlisten)
 - b. ATN (Attention) indicates the kind of information on the data lines during a handshake transfer sequence. Low indicates data lines carry interface commands; high indicates that the data lines carry data
 - c. REN (Remote Enable) arms the instrument to select Remote operation when it's addressed as a listener
 - d. SRQ (Service Request) signals the system controller that a peripheral device or bus member wants attention for purposes such as transmitting measurement, status, or condition information to the system controller
 - e. EOI (End or Identify) used for (1) signifying the end of a message and (2) signalling bus peripherals to set the I/O bit assigned for parallel poll identification

4.2.3 GPIB Handshake

4.2.3.1 The handshake sequence is the process by which each data byte is transferred from the source to the acceptor.

4.2.3.2 Refer to Figure 4.3. It shows the sequential relationship between the DAV, NFRD, and NDAC lines used to transfer data bytes. Figure 4.4 shows the handshake flow chart.




Figure 4.3 - Handshake Sequence

*




Figure 4.4 - Handshake Flow Chart

4.3 GPIB ADDRESS ASSIGNMENT

- 4.3.1 The 1995/1996 must be assigned an address as a bus member when operating in a GPIB system. Assigning an address to the counter permits it to be "called up" by the system controller or other resident bus device without interfering with it.
- 4.3.2 Table 4.2 provides the available numbers for programming the counter's GPIB address and determining the various talk/listen address codes used in programming the controller.
- 4.3.3 To program the counter's address, use key sequence (number) SHIFT STORE ADDR where (number) is any number from 00 through 30. To recall the counter's address, use key sequence SHIFT RECALL ADDR. To change the counter's address, simply enter the new address. The new GPIB address will overwrite the old one. The counter will automatically return to its measurement mode.
- 4.3.4 To enable the Talk-Only mode, just enter 99 as the new address. This will not affect the counter's selected bus address (00 through 30), but will set the unit to respond only as a talker (see Subsection 4.5.2 for details). To exit the Talk-Only mode, just reenter the counter's selected bus address or a new bus address.

NOTE:

Printed instructions for address programming are found on the rear panel just to the right of the GPIB connector.

- 4.3.5 Observe in the table that the far right column lists the number addresses that can be assigned to the counter. Once an address has been selected and stored, the controller may then address the 1995/1996 as a talker/listener by transmitting the appropriate ASCII character on the data lines. The "DATA LINES" column of the table shows the 7-bit binary codes for every talk/listen address assigned to the counter. The controller transmits these codes to the counter to establish its talker/listener status.
- 4.3.6 Note also in the table that there are two address codes for each GPIB address number. Each code represents a different ASCII character. For example, if an address of 02 is assigned to the counter, the talk address is ASCII character B and the listen address is ASCII character ". The only difference in the binary code in each case is the state of data lines D6 and D7.
- 4.3.7 The counter is preset at GPIB address 03 when shipped.

Table 4.2 - 1995/1996 GPIB Address and Talk/Listen Codes

ASCII ĈHARACTERS									
		D ₇	06	D ₅	D ₄	D3	D ₂	D ₁	DECIMAL
		TALK LICTEN		ADDRESS					ADDRESS
TALK	LISTEN	TALK	LISTEN	16	8	4	2	1	
	SP	0	1	0	0	0	0	0	00
@		1	0	0	0	0	0	0	
	Į.	0	1	0	0	0	0	1	01
А		1	0	0	0	0	0	1	
1	,,	0	1	0	0	0	1	0	02
В		1	0	0	0	0	1	0	
. •	#	0	1	0	0	0	1	1	03
С		1	0	0	0	0	1	1	
	\$	0	1	0	0	1	0	0	04
D		1	0	0	0	1	0	0	
	%	0	1	0	0	1	0	1	05
E		1	0	0	0	1	0	1	
	&	0	1	0	0	1	1	0	06
F		1	0	0	0	1	1	0	Ü
	(APOSTROPHE)	0	1	0	0	1	1	1	07
Ğ		1	0	0	0	1	1	1	
	(0	1	0	1	0	0	0	08
Н		1	0	0	1	0	0	0	
)	0	1	0	1	0	0	1	09
ı		1	0	0	1	0	0	1	
		0	1	0	1	0	1	0	10
J		1	0	0	1	0	1	0	
	+ +	0	1 1	0	1	0	1	1	11
K		1	0	0	1	0	1	1	
	ļ,	0	1	0	1	1	0	0	12
L		1	0	0	1	1	0	0	
		0	1	О	1	1	0	1	13
M		1	0	0	1	1	0	1	
		0	1	0	1	1	1	0	14
N		1.	<u> </u>	0	1	1	1	0	
•••••	//	0	1	0	1	1	1	1	15
C		1	0	0	1	1	1	1	

Table 4.2 - 1995/1996 GPIB Address and Talk/Listen Codes (Cont'd)

ASCII CHARACTERS		DATA LINES							
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	DECIMAL
		TALK LICTEN			ADDRESS				ADDRESS
TALK	LISTEN	TALK	LISTEN	16	8	4	2	1	
	ø	0	1	1	0	0	0	0	16
Ρ		1	0	1	0	0	0	0	` -
TW/MC	1	0	1	1	0	0	0	1	17
Q		1	0	1	0	0	0	1	
	2	0	1	1	0	0	1	0	18
R		1	0	1	0	0	1	0	
	3	0	1	1	0	0	1	1	19
S		1	0	1	0	0	1	1	
	4	0	1	1	0	1	0	0	20
Т		1	0	1	0	1	0	0	-
	5	0	1	1	0	1	0	1	21
U		1	0	1	0	1	0	1	
	6	0	1	1	0	1	1	0	22
٧		1	0	1	0	1	1	0	***
	7	0	1	1	0	1	1	1	23
W -		1	0	1	0	1	1	1	
	8	0	1	1	1	0	0	0	24
Х		1	0	1	1	0	0	0	
	9	0	1	1	1	0	0	1	25
Υ		1	0	1	1	0	0	1	
	:	0	1	1	1	0	1	Q.	26
Z		1	0	1	1	0	1	0	
	;	0	1	1	1	0	1	1	27
[1	0	1	1	0	1	1	
	<	0	1	1	1	1	0	0	28
\		1	0	1	1	1	0	0	
	=	0	1	1	1	1	0	1	29
]		1	0	1	1	1 1	0	1	
· · · · · · · · · · · · · · · · · · ·	>	0	11				1.	0	30
^		1	0	1	1	1	1	0	
NONE			ILLEGAL					31	

4.4 INTERFACE MESSAGE REPERTOIRE and RESPONSE

4.4.1 Introduction

- 4.4.1.1 The 1995/1996 is equipped with a standard GPIB interface designed to meet IEEE-STD-488-1978 specifications. These specifications provide a definition of multiline interface messages, dividing them into two main groups:
 - a. Primary command group
 - b. Secondary command group

This counter includes only the primary commands in its interface repertoire.

- 4.4.1.2 The primary command group is further divided into four categories:
 - a. Listen address commands
 - b. Talk address commands
 - c. Addressed commands
 - d. Universal commands

4.4.2 Listen and Talk Address Commands

4.4.2.1 The counter is designed to include 31 listen and 31 talk addresses. (Table 4.2 lists these addresses.) The instrument responds to address messages as defined by the programmed GPIB address entered from the counter's front panel.

4.4.2.2 Listen Addresses

4.4.2.2.1 Receipt by the counter of a listen address makes it a listener. If previously addressed to talk, the counter ceases to be a talker. In Local mode, the counter reverts to its Remote state, provided the REN message is true.

4.4.2.3 Talk Addresses

4.4.2.3.1 Receipt by the counter of a talk address makes it a talker. If previously addressed to listen, the counter ceases to be a listener. If in Local mode, the counter will remain under local control.

4.4.2.4 Talk Addresses-Other Devices

4.4.2.4.1 If the counter was previously addressed to talk, then receives the talk address of another bus device, the 1995/1996 ceases to be a talker.

4.4.3 Addressed and Universal Commands

4.4.3.1 Table 4.3 lists the Addressed and Universal commands to which the 1995/1996 responds. These interface commands are recognized because they are sent with the ATN message as true. The following paragraphs describe the counter's response to each of these commands.

Table 4.3 - Addressed and Universal Commands

		Hex	Decimal	Data Line Code						
Message	Meaning	Code	Equivalent	7	6	5 ====	4	3	2	, , , , , , , , , , , , , , , , , , ,
GTL	Go To Local	01	1	0	0	0	0	0	0	1
SDC	Selected Device Clear	04	4	0	0	0	0	1	0	0
GET	Group Execute Trigger	08	8	0	0	0	1	0	0	0
LLO	Local Lock Out	11	17	0	0	1	0	0	0	1
DCL	Device Clear	14	20	0	0	1	0	1	0	0
SPE	Serial Poll Enable	18	24	0	0	1	1	0	0	0
SPD	Serial Poll Disable	19	25	0	0	1	1	0	0	1
UNL	Unlisten	3F	63	0	1	1	1	1	1	1
UNT	Untalk	5F	95	1	0	1	1	1	1	1

4.4.3.2 Go To Local (GTL)

4.4.3.2.1 Provided the counter is in remote and a listener, it reverts to local operation. The counter remains addressed to listen. It now operates by front-panel controls, until returned to remote control by receipt of the first byte of a device-dependent message. The decimal and hex equivalents are both 01. When in local, the SRQ LED is always off.

NOTE:

If the counter is in a function having no equivalent in local operation, upon receipt of a GTL command, it will default to home state conditions. These functions include: hardware ratios B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.

4.4.3.3 Selected Device Clear (SDC)

4.4.3.3.1 Provided the counter is in remote and a listener, it reverts to home state. The condition of the GPIB interface remains unchanged. The decimal and hex equivalents are both 04.

4.4.3.4 - Group Execute Trigger (GET)

4.4.3.4.1 Provided the counter is a listener and no measurement is in progress, it executes a previously programmed measurement and, if the SRQ mask is set, issues an SRQ command at completion. The GET command permits several bus devices to simultaneously perform a number of different operations. (All bus members have been previously programmed to perform a function on receiving the GET command or trigger command.) The decimal and hex equivalents are both 08.

4.4.3.5 Local Lockout (LLO)

4.4.3.5.1 The counter responds to the LLO command regardless of its addressed state. The LLO command disables the LOCAL key on the front panel. By issuing a GTL command, the counter is returned to local control. However, if the counter is returned to remote operation, the local lockout condition is still active. The only way to deactivate the LLO condition is to turn off the counter.

4.4.3.6 Device Clear (DCL)

4.4.3.6.1 Same as the SDC command, except that all bus devices in remote are put in home state. The counter responds to this command regardless of its addressed state. The decimal and hex equivalents are 10 and 14, respectively.

4.4.3.7 Serial Poll Enable (SPE)

4.4.3.7.1 This command permits all bus members, including the counter, to set their SRQ line to binary 1, informing the controller that attention is required. For the 1995/1996, bit 7 of the status byte is set. Each bus member, having been made a talker, is then serially interrogated by the controller to determine which bus member(s) requested service and the purpose of each request. Bus members respond by transmitting their respective status bytes to the controller. All members respond to the SPE command regardless of their addressed state. The function and format of the 1995/1996's SRQ status byte is described in Subsection 4.7. The decimal and hex equivalents are 24 and 18, respectively.

4.4.3.8 Serial Poll Disable (SPD)

4.4.3.8.1 This command returns all bus members to normal operation after completion of a serial poll. All bus members respond to the SPD command regardless of their addressed state. If addressed to talk, a bus device will put its data output string on the GPIB, provided such data is available in its output buffer. The decimal and hex equivalents are 25 and 19, respectively.

4.4.3.9 Untalk (UNT)

4.4.3.9.1 This universal command instructs all talkers, including the counter, to return to their untalk or talker-idle state. All bus members are also removed from their talker state whenever a talk address other than their own is received. In the Untalk state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 9 and 5F, respectively.

4.4.3.10 Unlisten (UNL)

4.4.3.10.1 This universal command instructs all listeners, including the counter, to return to their unlisten or listen-idle state. In the Unlisten state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 63 and 3F, respectively.

4.5 GPIB OPERATING MODES

4.5.1 Introduction

- 4.5.1.1 Before operating the counter on the GPIB, ensure that the instrument has been assigned its correct bus address (see Subsection 4.3) and that the correct AC line voltage has been selected (see Subsection 2.7.3). The last instruction is especially important if the 1995/1996 is being used for the first time or at a new location.
- 4.5.1.2 The 1995/1996 can be operated on the GPIB in either its Talk-Only or Addressed mode.

4.5.2 Talk-Only Mode

- 4.5.2.1 To set the counter in this mode, enter counter address 99.
- 4.5.2.2 The Talk-Only mode may be used in systems not having a controller. Such a system permits remote reading of counter measurement data, however, the instrument is controlled from the front panel (see Section 3).
- 4.5.2.3 The counter determines the rate at which measurements are made. The output buffer is updated at the end of each measurement cycle, overwriting the previous measurement data if not transferred to the listener.
- 4.5.2.4 The listener triggers the transfer of data from the counter. The counter's output buffer is cleared when data transfer is completed.
- 4.5.2.5 Differences between the measurement rate and data transfer rate are resolved as follows:
 - a. If data transfer is in progress at the end of a measurement cycle, updating of the output buffer is delayed. Data transferred will correspond to the previous measurement cycle
 - b. If data transfer trigger occurs during a measurement cycle and the output buffer is empty, data transfer is delayed until the buffer is updated. Data transferred will then correspond to the latest measurement cycle
 - c. If a measurement cycle is completed before any byte from the previous cycle has been transferred to the listener, the buffer will be updated.

- 4.5.2.6 Measurement rate in the 1995/1996 can be controlled in the following ways:
 - a. The gate time can be controlled by selecting an appropriate display resolution or setting a specific gate time
 - b. A time interval delay can be set using the range of 200 ns to 100 s
 - c. The counter can be operated in the Hold mode (single-shot measurements). Readings are displayed indefinitely in Hold until the RESET key is pressed, initiating a new measurement cycle

4.5.3 Addressed Mode

4.5.3.1 In the Addressed mode, all of the counter's functions (except POWER ON/OFF) can be controlled using device-dependent commands (see Subsection 4.8.2). These commands are sent over the GPIB after the counter has been addressed to listen. Completed measurement readings and counter status information are then read back over the bus after the counter has been addressed to talk. If the counter is addressed to talk when its output buffer is empty, no data transfer will occur and bus activity will cease. Data transfer will start again after the output buffer is updated at the completion of the next measurement cycle.

4.6 OUTPUT MESSAGE FORMAT (TALKER)

4.6.1 Introduction

- 4.6.1.1 Refer to Tables 4.4 to 4.7 for the following:
 - a. Table 4.4 Message formats for the various 1995/1996 measurements and "one-time" (recall) outputs
 - b. Table 4.5 Basic 23-byte output format
 - c. Table 4.6 Alpha header output codes
 - d. Table 4.7 High speed data output format
- 4.6.1.2 Measurement units should be assumed as hertz, seconds, degrees, or a ratio, depending on commands previously sent to the counter.

NOTE:

An SRQ message is not sent by data recall from the counter's stores.

-Table 4.4 - Measurement and "One-Time" Output Formats

Output	Format
Measurement Outputs (see NOTE 1)	
Reading (with/without math, statistics)	A single 23-byte output-see Table 4.5
Standard Deviation and Mean	A double 23-byte output (i.e., two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
Mean, High, and Low	A triple 23-byte output (i.e., three numeric fields, with/without headers, separated by commas, and terminated by a CRLF)
"One-Time" (Recall) Outputs (see NOTE 2)	
Data Recall (e.g., gate time, math constants, TI delay, and calibration constants)	A single 23-byte output-see Table 4.5
A and B Trigger Levels	A double 23-byte output (i.e., two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
A and B Trigger Peaks (V max., V min)	A double 23-byte output (i.e. two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
Learn Mode	A 200-byte ASCII-formatted output sent and readable only by the counter
Error Message, Identification, or String	Variable number of ASCII bytes, null, CR, and LF

NOTE 1:

The statistics and math outputs will be the result of the calculation with the alpha header code of the function measurement. For special output (SO1), the first measurement will have the alpha header code of the normal measurement, and the second and third readings will have the alpha codes from Table 4.6 (e.g., "H" header for High).

NOTE 2:

"One-Time" (recalled) data commands must be entered in outputs by themselves. (Refer to Input Commands tabulated in Subsection 4.8 and identified with an asterisk(*). When data is recalled, it will be placed in the buffer only once. The output buffer will then default to the previously entered measurement only after the recalled data is read by the controller or the counter is programmed with a new command. Recalled data will not generate an SRQ command.

Table 4.5 - Basic 23-Byte Output Format

Table 4.6 - Alpha Header Output Codes

Header	Function/Operation	Header
F	Ratio B/A (software)	R
F	Ratio C/A (software)	R
	Ratio A/B (hardware)	R
S	Ratio B/A (hardware)	R
	Ratio C/B (hardware)	R
T	Ratio C/A (hardware)	R
T	Rise Time B	R
R	Fall Time B	S
	Positive Pulse Width B	S
S	Positive Pulse Width B	S S
	with delay	S
	Negative Pulse Width B	S
}		
S	with delay	S
	Phase B rel Å	P
	Duty Cycle B	U
S	Slew Rate B	S
P	Display Mean	M
U	Display High	H
S	Display Low	L
	Recall A trigger level	A
F	Recall B trigger level	В
S		V
S	Recall X (Offset)	X
•	Recall Y (Normalize)	Y
S	Recall Z (Scale)	Z
T	Recall Calibration	
Т	Constants	C
T	Recall n value	N
T	Recall Gate Time	G
T	Recall Delay Time	D
T	Transmit Time Out	0
	FFSS TTRRSSS SS SPUS FSS STTTTT	F Ratio B/A (software) F Ratio C/A (software) S Ratio A/B (hardware) Ratio B/A (hardware) Ratio C/B (hardware) Ratio C/A (hardware) T Ratio C/A (hardware) T Rise Time B R Fall Time B R Positive Pulse Width B S with delay S Negative Pulse Width B Negative Pulse Width B Negative Pulse Width B Negative Pulse Width B S with delay S Phase B rel A Duty Cycle B S Slew Rate B P Display Mean U Display High S Display Low Recall A trigger level Recall B trigger level Recall Peaks-V max, A or B Recall Y (Normalize) Recall Z (Scale) T Recall Calibration Constants T Recall Gate Time Recall Delay Time

- 1. In general, the following Header Codes precede the listed functions:
 - F-Frequency measurements
 - S-Time measurements (seconds); rise/fall times; pulse width
 - P-Phase measurements
 - R-Ratio measurements
 - U-Duty Cycle measurements
 - T-Totalize measurements

Table 4.7 - High Speed Data (ASCII) Output

ASCII Format	Value Range				
b#N.nnnnnnnnnnnnE#ddCRLF b#NN.nnnnnnnnnnnnnE#ddCRLF b#NNN.nnnnnnnnnnnnnE#ddCRLF	0.1 to 0.999999999999999999999999999999999999				
NOTE:					
No SRQ requests are generated when in the high-speed mode.					

4.7 SERVICE REQUEST (SRQ) AND STATUS BYTE

4.7.1 Introduction

- 4.7.1.1 An SRQ may be transmitted by the 1995/1996 whenever:
 - a. An error occurs
 - b. A measurement is completed
 - c. A timeout occurs
- 4.7.1.2 The seventh bit in the SRQ and status byte is set to a binary 1. One other bit, indicating the status or type of service requested, is also set. If an SRQ is not enabled, this other bit is still set even if the seventh bit is not. Refer to Table 4.8 which shows the format for the counter's status byte. The front-panel SRQ LED lights when the SRQ is asserted.

Table 4.8 - Status Byte Format

Bit No.	Bit Weight	Function
1 (LSB) 2* 3 4** 5*	1 2 4 8 16	Unused 1 = External frequency reference in use; no SRQ issued Unused 1 = Timeout has occurred 1 = Reading ready; no SRQ issued for recalled data; bit is cleared when measurement is output or when buffer
6**· -7 8	32 64 128	is flushed 1 = Error condition exists 1 = Service requested Unused

- = Serial poll alone will not clear this bit
- ** = Serial poll alone will clear this bit

Controllers vary as to positional designation of status-byte bits. Bytes are indexed in two ways: 1 through 8 with bit 1 having a weight of 1 and bit 8 having a weight of 128 (as for the 1995/1996) or 0 through 7 with bit 0 having a weight of 1 and bit 7 having a weight of 128.

4.7.1.3 The counter's SRQ status byte can be conveniently masked to indicate the type of information. This feature is achieved using the Service Request Mask command (QMn) where the value of n is the loaded bit weight (i.e., binary value) - see Table 4.8 - in the range of 0 to 255.

EXAMPLE:

If the user wants an SRQ message when (1) a timeout has occurred, and (2) an error condition exists, the correct SRQ Mask command that would generate this would be QM40 (8 + 32). Then by reading the SRQ status byte, bits 4 and 6 can be tested to determine which one caused the SRQ message.

- 4.7.1.4 The Service Request Mask command QM0 will disable all SRQ messages.
- 4.8 INPUT COMMANDS (LISTENER)

4.8.1 Introduction

- 4.8.1.1 The 1995/1996 responds to device-dependent commands in a "deferred" manner. This means that the GPIB interface continues to accept commands until the terminating character (LF) is received, then the entire string is executed. There is no "immediate" mode in which commands are obeyed as they are received.
- 4.8.1.2 The counter clears all data in its output buffer upon receiving a device-dependent command. Recalled data and single measurements, therefore, should be read immediately after the command is sent to program the counter.

4.8.2 Device-Dependent Commands

4.8.2.1 When the counter is addressed to listen, it can be controlled (except POWER ON/OFF) by device-dependent commands. These commands are tabulated below:

a. Table 4.10 - Counter Initialize Code

b. Table 4.12-Measurement Function Codes

c. Table 4.15-Math Codes

d. Table 4.16-Memory Codes

e. Table 4.17-Statistics Codes

f. Table 4.18-Gate/Delay Codes

g. Table 4.19 - Input Control Codes

h. Table 4.20 - Arming Codes

i. Table 4.21 - Learn Codes

j. Table 4.22 - Measurement Mode Codes

k. Table 4.23 - Miscellaneous Codes

1. Table 4.24 - Calibration Codes

4.8.2.2 In general, device-dependent commands are executed sequentially beginning with the first one sent, and ending with the last. However, to ensure expected results, it is recommended that the following commands be sent in a separate string: IN (Initialize), RE (Start New Measurement), SMn (Non-Vol Store to Memory, 0-9), and TG1, TG2, TG3 (Output Trigger/Peak Levels).

4.8.2.3 If more than one command is to be sent, no delimiters are required. If necessary, commas, spaces, and semicolons may be included as delimiters in the command strings for clarification without affecting counter operation. Alpha characters in a command string may be upper or lower case. Each command string must be followed by an end-of-string terminator group. Table 4.9 summarizes the valid terminator groups.

Table 4.9 - Valid Terminators

1	2	3				
LF	CRLF EOI True	CRLF				
NOTE:						
Data output terminators are CRLF EOI True						
in both standard and high—speed data output modes						

4.8.2.4 Table 4.10 provides the counter initialize code for the 1995/1996.

Table 4.10 - Counter Initialize Code

Function	Code
Initializes counter functions/settings to home state	IN

4.8.2.5 Some of the device-dependent commands in the following tables require additional numerical input data. Such numerical input succeeds its command. "One-time" (recall) outputs are noted by an asterisk(*). Finally, home-state commands (at power-on, after an IN command, or after a diagnostic IST command) are underlined. Refer to Table 4.11 as required for the numerical input format.

Table 4.11 - Numerical Input Format

Byte No.	Interpretation	Permitted ASCII Characteristics
1	Mantissa	+ or -
2 3	Most significant digit	0 to 9
3	Digit	
4	The state of the s	
5		
6		
7		
8 9		
10_		
11 12		
13 -		
14		
15		
16		
17	Least significant digit	_ \
18	Exponent indicator	E
19	Exponent sign	+ or -
20	Digit	0 to 9
21	Digit	0 to 9

NOTE 1:

The valid syntax for the numerical input value tabulated above is:

[+ or -] <H digits> [.] <I digits> [E[+ or -] <1 or 2 digits>] where $1 \le H + I \le 16$. Characters inside the brackets are optional.

This format is valid for all numerical inputs including measurement functions (e.g., FN10=FN1E1). For enable/disable (i.e., toggle) commands (e.g., CK0/CK1 command), zero (CK0) will turn the command off; and any other valid numeric input (CK+1, CK55.09e-7) will turn the command on.

NOTE 2:

The use of a floating point decimal increases the number of characters in the string from 16 to 17.

NOTE 3:

Leading zeros in the mantissa and/or the exponent are ignored.

NOTE 4:

Byte one may be omitted and a positive mantissa assumed.

NOTE 5:

Bytes 2 to 17 may have up to 16 significant digits and a decimal point. The decimal point is not essential. After entry of 16 digits (without a decimal point), additional digits are ignored and a GPIB programming error is generated. Non-significant zeros will still increase the power-of-ten stored. Also, if fewer than 16 digits are required, unused bytes may by omitted.

NOTE 6:

Spaces or nulls are always ignored.

NOTE 7:

Bytes 18 to 21 (exponent group) may be omitted. Also, byte 19 may be omitted or transmitted as a space (a positive exponent should be assumed in either case).

NOTE 8:

Numbers may be terminated by one of the same terminators used for output messages, or by another device-dependent message.

NOTE 9:

Units are implied; volts for trigger levels, seconds for gate/delay times.

4.8.2.6 Table 4.12 presents the measurement function codes for the 1995/1996. Functions FN1 through FN18 are front-panel selections. Functions FN19 through FN45 are selected either as front-panel special functions or are unavailable from the keyboard. When the controller programs one of the functions (FN1-FN45), external arming, external gating, and synchronized window auto-trigger (SWAT) are turned off if invalid for the new function. If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

Table 4.12 - Measurement Function Codes

Function	Code
Frequency C	FN1
Frequency A	FN2
Period A	FN3
Time Interval A B	FN4
Time Interval A B	
with delay	FN5
Totalize A by B	FN6
Totalize A by B	
with delay	FN7
Ratio A/B (software)	FN8
Ratio C/B (software)	FN9
Rise Time A	FN10
Fall Time A	FN11
Positive Pulse Width A	FN12
Positive Pulse Width A	
with delay	FN13

Table 4.12 - Measurement Function Codes (Cont'd)

Function	Code
Negative Pulse Width A	FN14
Negative Pulse Width A	TONIAS
with delay	FN15
Phase A rel B	FN16
Duty Cycle A	FN17 FN18
Slew Rate A	
Frequency B	FN19
Period B	FN20 FN21
Time Interval B—A	FNZI
Time Interval B→A	FN22
with delay	FN23
Manual Totalize A	
Manual Totalize B	FN24
Totalize B by A	· FN25
B by A	TOMOG
with delay	FN26
A by D (TTL)	FN27
B by D(TTL)	FN28
A by gate time	FN29
B by gate time	FN30
Ratio B/A (software)	FN31
C/A (software)	FN32
A/B (hardware)	FN33
B/A (hardware)	FN34
C/A (hardware)	FN35
C/B (hardware)	FN36
Rise Time B	FN37
Fall Time B	FN38 FN39
Positive Pulse Width B	FN39
Positive Pulse Width B	7737.40
with delay	FN40
Negative Pulse Width B	FN41
Negative Pulse Width B	TINIAG
with delay	FN42
Phase B rel A	FN43
Duty Cycle B	FN44
Slew Rate B	FN45

NOTE 1:

Either "FU" or "FN" can be used for the above measurement function codes.

NOTE 2:

All measurement function codes are mutually exclusive.

NOTE 3:

For FN23 and FN24 (Manual Totalize), refer to the Gate codes to start and stop a measurement.

- 4.8.2.7 Table 4.13 provides the predefined (forced) setting by functions. The Phase Angle, Duty Cycle, and Slew Rate settings are automatically selected, but can be modified by the controller. In addition, for programming selection of Duty Cycle and Slew Rate settings, use the following guidelines:
 - a. To change from positive Duty A(B) to negative Duty A(B), program slope A(B) to minus using control code AS1
 - b. To change from positive Slew Rate A(B) to negative Slew Rate A(B), program slope A(B) to minus using control code AS1

NOTE:

The COMMON settings shown in the table for Phase Angle, Duty Cycle, and Slew Rate cannot be modified by the controller.

Function	Common	Slope A	Slope B	DC (A and B)	Auto-Trig A	Auto-Trig
Rise Time A	On	+ .	+	DC	On	On
Rise Time B	On	+	+	DC	On	On
Fall Time A	On	-	-	DC	On	On
Fall Time B	On	_	_	DC	On	On
Pos. Pulse Width A	On	+	_	DC-	On	On
Pos. Pulse Width B	On		+	DC	On	On
Neg. Pulse Width A	On	_	+	DC	On	On
Neg. Pulse Width B	On	+	_	DC	On	On
Phase A rel B	Off	+	1 +	DC	On	
Phase B rel A	Off	+	+	DC	On	
Duty Cycle A	On	+	_	DC	On	
Duty Cycle B	On		+	DC		On
Slew Rate A	On	+	+	DC	On	
Slew Rate B	On	+	+	DC		On
Man. Totalize A						
(software)	On					Off
Man. Totalize B						
(software)	On.				+ Off	
Totalize A by Gate	On		<u> </u>			Off
Totalize B by Gate	On		<u> </u>		Off	- 22
Totalize A by D	On		1			Off
Totalize B by D	On				+Off	

NOTE 1:

When Common mode is on and the function is controlled by Input A (e.g., Frequency A, Ratio A/B), Input B autotrigger and attenuator commands are disregarded. Also in this mode, Input B levels will be ignored if Input A (and therefore B) auto-trigger is on. Similarly when the Common mode is on, and the function is controlled by Input B, Input A auto-trigger and attenuator commands are disregarded. No error is generated for this kind of inconsistent programming.

NOTE 2:

The auto-trigger must be turned off before entering a manual trigger level.

4.8.2.8 Table 4.14 indicates the valid channels for external arming and gating by function. External arming and gating are mutually exclusive commands.

Table 4.14 - Valid Channels for External Arming/Gating

Function	Valid Channels
Frequency C Frequency A, Period A Frequency B, Period B	A, B, D-TTL, D-Zero Crossing B, D-TTL, D-Zero Crossing A, D-TTL, D-Zero Crossing
Time Interval A to B†; B to A† Totalize A by B†; B by A† Totalize A by internal gate†; B by internal gate† Rise Time A†; Rise Time B† Fall Time A†; Fall Time B† Positive Pulse Width A†; Positive Pulse Width B† Negative Pulse Width A†; Negative Pulse Width B† Slew Rate A†, Slew Rate B† Hardware Ratio A/B; Hardware Ratio B/A Hardware Ratio C/B; Hardware Ratio B/A Software Ratio A/B; Software Ratio B/A Software Ratio C/B; Software Ratio C/A Duty Cycle A; Duty Cycle B Phase A rel B; Phase B rel A Totalize A by D; Totalize B by D Manual Totalize A; Manual Totalize B	D-TTL, D-Zero Crossing None

NOTE 1:

The dagger (\dagger) indicates a function for which external arming is valid; external gating is invalid.

NOTE 2:

Valid channels for Synchronous Window Auto-Trig(SWAT) are identical to those for external arming/gating, except for Frequency C. SWAT is disallowed in Frequency C.

NOTE 3:

If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

Table 4.15 - Math Codes

Function	Code
Disable Math Enable Math Store Offset (value) (X)	MD0 MD1 MO (value) (home state=0)
Recall Offset	RO*
Store Normalize (value) (Y)	MN (value) (home state=1)
Recall Normalize	RN *
Store Scale (value) (Z)	MS (value) (home state=1)
Recall Scale	RS *

NOTE:

The math constant range for offset X, normalize Y, and scale Z is: $\pm 0.000000001E-9$ to ± 999999999999 .

Table 4.16 - Memory Codes

Function/Description	Code
Non-vol memory recall from 0-9	RM0-9
Non-vol memory store from 0-9	SM0-9 (see Notes)

NOTE 1:

SM0-9 requires a 2-second wait after programming.

NOTE 2:

If the counter is in a function having no equivalent in local operation, this function cannot be stored in non-vol memory. These functions include: hardware ratios A/B, B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.

Recall calibration constants: DAC constants Input A slope multiplier Input A slope offset Input B slope multiplier Input B slope offset	RC10* RC11* RC12* RC13*
Input path constants Input A start, hyst. low, offset	RC14*

Table 4.16 - Memory Codes (Cont'd)

	Function/Description	Code
	Input A start, hyst. low, hysteresis Input A start, hyst. high, offset Input A start, hyst. high, hysteresis Input A stop, hyst. low, offset Input A stop, hyst. low, hysteresis Input A stop, hyst. high, offset Input A stop, hyst. high, hysteresis Input B start, hyst. low, offset Input B start, hyst. low, hysteresis Input B start, hyst. high, offset Input B start, hyst. high, hysteresis Input B stop, hyst. low, offset Input B stop, hyst. low, offset Input B stop, hyst. low, hysteresis Input B stop, hyst. high, offset Input B stop, hyst. high, hysteresis	RC15* RC16* RC17* RC18* RC19* RC20* RC21* RC22* RC23* RC24* RC25* RC26* RC26* RC27* RC28* RC29*
Time	Interval constants A-start, B-stop; A-positive, B-negative A-start, A-stop; A-negative, B-positive B-start; A-stop; A-positive, B-negative B-start, B-stop; A-negative, B-positive	RC30* RC31* RC32* RC33*

Table 4.17 - Statistics Codes

Function/Description	Code
Store n value = 100 Store n value = 1000 Store n value, where value = 2 to 9999 Recall n value	SV0 SV1 SV (value) RV *
Disable standard deviation Enable standard deviation	SD0 SD1 - turns off mean
Disable mean Enable mean	SA0 SA1 -turns off standard deviation
Special output disable Special output enable	SO0 SO1 -and enable standard deviation (SD1) will output standard deviation and mean; and enable mean (SA1) will output mean, high, and low

Table 4.18 - Gate/Delay Codes

Function/Description	Code
Gate Open - used only to start software manual totalize Gate Close - used only to stop software manual totalize Gate Time Adjust - enters gate time (value) where (value) range = 200ns to 100 s; home state value = 10 ms; and a value	GO GC GA (value)
of 0 = a single event reading Recall Gate Time Delay Time Adjust - enters delay time (value) where (value) range = 200 ns to 106 s;	RG* DA (value)
home state value = 1 ms Recall Delay Time	RD *

- 4.8.2.9 To use software manual totalize (FN23 or FN24), enter the following 3 commands in order:
 - a. FN23 $\langle \text{CR LF} \rangle$ sets up the manual totalize (A) function and turns on the Hold LED
 - b. GO \langle CR LF \rangle -opens the gate to start the readings. Data can be read from the counter at this point
 - c. GC (CR LF) closes the gate, turns on the Hold LED, and puts the last reading in the buffer. The last reading can be read from the counter

To restart the measurement at zero enter:

RE GO (CR LF)

To continue the measurement count enter:

GO (CR LF)

NOTE:

If a new function is entered, the single measurement mode will still be in effect.

Table 4.19 - Input Control Codes

Function/Description	Code
Trigger Level A Set	AT (value)
Trigger Level B Set - home state value is 0	BT (value)
Auto-Trig off (A and B)	A U0
Auto-Trig on (A and B)	AU1
Auto-Trig Input A off	A U2
Auto-Trig Input A on	<u>A U3</u>
Auto-Trig Input B off	<u>A U4</u>
Auto-Trig Input B on	A U5
Continuous Auto-Trig	ST0
Single Auto-Trig - use AU1, 3, or 5	
to start a single autotrigger process	ST1
Coupling Input A to DC	AA0
Coupling Input A to AC	AA1
Coupling Input B to DC	$\overline{\mathrm{BA0}}$
Coupling Input B to AC	BA1
Coupling input B to 110	-
Slope Input A Positive	AS0
Slope Input A Negative	AS1
Slope Input B Positive	BS0
Slope Input B Negative	BS1
Attenuation Input A X 1	AX0
Attenuation Input A X 10	A X1
Attenuation Input A X 50	A X2
Attenuation Input B X 1	BX0
Attenuation Input B X 10	BX1
Attenuation Input B X 50	<u>B X2</u>
Impedance Input A to 1 Mohm	AZ0
Impedance Input A to 50 ohms	AZ1
Impedance Input B to 1 Mohm	BZ0
Impedance Input B to 50 ohms	BZ1
	AF0
Filter Input A on	AF1
Filter Input A on Filter Input B off	
Filter Input B on	BF0 BF1
The inputs on	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Hysteresis off	<u>SEO</u>
Hysteresis on	SE1
Common off (Separate mode)	<u>CM0</u>
Common on	CM1

Table 4.20 - Arming Codes

Function/Description	Code
External Arming Disable - internal arming enabled is home	XA0
state	XA1
External Arming Input B	XA2
External Arming Input B External Arming Input D - Zero Crossing	XA3
External Arming Input D - TTL	XA4
Arming Slope Positive	XA5
Arming Slope Negative	XA6
External Gate Disable - internal gate enabled is home state (see code GA)	<u>XG0</u>
External Gate Input A	XG1
External Gate Input B	XG2
External Gate Input D-Zero Crossing	XG3
External Gate Input D-TTL	XG4
Gate Slope Start-Negative; Stop-Negative	XG5
Gate Slope Start-Positive; Stop-Negative	XG6 XG7
Gate Slope Start-Negative; Stop-Positive	XG8
Gate Slope Start-Positive; Stop-Positive	A.G0
Synchronous Window Auto-Trig (SWAT)	3700
SWAT Disable	XS0
SWAT Input A	XS1 XS2
SWAT Input B	XS3
SWAT Input D-Zero Crossing	XS4
SWAT Input D-TTL	XS5
SWAT Slope Start-Negative; Stop-Negative	XS6
SWAT Slope Start-Positive; Stop-Negative SWAT Slope Start-Negative; Stop-Positive	XS7
SWAT Slope Start-Positive; Stop-Positive	XS8

Table 4.21 - Learn Codes

Function/Description	Code
Send Machine Setup - Learn Receive Machine Setup - Learn	SL * RL <total 200="" ascii="" bytes="" machine="" state="" string-="">; string is readable only by the counter</total>

Table 4.22 - Measurement Mode Codes

Function/Description	Code
Continuous Reading Mode Single Reading Mode-use RE code to trigger a new measurement	MM0 MM1

Table 4.23 - Miscellaneous Codes

Function/Description	Code
Check Off Check On	CK0 or CH0 CK1 or CH1
Front Panel Display Disable (turns off	DR0
front panel measurement display) Front Panel Display Enable	DR1
Turns Off Prefix Output Header Turns On Prefix Output Header (e.g., "F" for frequency)	HD0 HD1
High Speed Output Disable-defaults to previous	HS0
autotrigger mode (single/continuous) High Speed Output Enable-forces continuous measurement mode, turns off statistics, takes single-shot auto-trigger, and no SRQ is given. No data can be recalled at	HS1
this time	
Transmit Hardware Identification-that is, "RD 1995" or "RD 1996"	ID0 *
Transmit Software Identification version that is, 2.1 or other number	ID1 *
Internal Self Test-output of (space CR LF) means a successful test. Otherwise, outputs an error message. Counter returns to power-up state on exit	IST
Set SRQ Mask-where <value>=0 to 255; home state=255; and QM0 code disables all SRQ commands</value>	QM (value)
Start New Measurement-triggers new reading in single measurement mode	RE
Program Timeout, Gate Closed home state value is 500 seconds (see Note 2)	TC (value)
Program Timeout, Gate Open where the home state value is 500 seconds; <value>=1 to 500 seconds(see Note 2)</value>	TO (value)
Transmit Error Code-outputs <pace CR LF > if no errors exist</pace 	TE *
Output Trigger Levels A and B (see Note 3)	TG1 *

Table 4.23 - Miscellaneous Codes (Cont'd)

Function/Description	Code
Output Peak Levels A (V _{max} , V _{min}) - auto-trigger A turned off (see Note 3)	TG2 *
Output Peak Levels B (V _{max} , V _{min}) - auto-trigger B turned off (see Note 3)	TG3 *
Transmit Timeout Value-total abort time is (TO + GA < value > + TC) or if delay active (TO + DA < value > + TC), or if externally gated (TO + TC + 100 seconds)	TV *

NOTE 1:

Information for the following codes in the above table is not stored in non-vol memory: DR0, DR1; HD0, HD1; HS0, HS1; QM <value>; TC <value>, TO <value>; TV.

NOTE 2:

Program Timeout, Gate Closed refers to the time that the counter will wait for the measurement gate to close prior to issuing a timeout error. Program Timeout, Gate Open refers to the time that the counter will wait, upon receipt of trigger, for the measurement gate to open prior to issuing a timeout error.

NOTE 3:

For the TG1, TG2, and TG3 codes: if in single measurement mode (or single autotrigger mode), initiate the measurement (or trigger) first, then send the command to output trigger levels. This ensures the output of trigger levels of measurement just taken.

Table 4.24 - Calibration Codes

Function/Description		Code
	NOTE 1:	
Each of the eight commands listed below must be on a single line. See Section 5 of this manual for the calibration procedure.		
Step 1		CAL
Step 2	Set start and stop DACs to the maximum positive voltage	CLHI
gr van d	Set start and stop DACs to the maximum negative voltage	CLLO
Step 3	Start DAC positive voltage (+X.XXXX) Stop DAC positive voltage (+X.XXXX) Start DAC negative voltage (-X.XXXX) Stop DAC negative voltage (-X.XXXX)	CLTH <vstart-high> CLPH <vstop-high> CLTL <vstart-low> CLPL <vstop-low></vstop-low></vstart-low></vstop-high></vstart-high>

NOTE 2:

At this point, "CAL" is shown on the main display. About five minutes later, "CAL donE" is displayed when the calibration is finished. Calibration values may now be stored to non-vol memory by holding the front-panel calibration button in and sending the CLST command.

Step 4 Stores values to non-vol memory

CLST

NOTE 3:

Upon successful completion of non-vol store, a "donE" message is displayed, a <space CR LF > GPIB output is given, and the calibration button can be released. If at any point, there is an error (e.g., syntax, calibration), the entire procedure must be repeated starting with Step 1.

4.9 GPIB ERRORS

- 4.9.1 When an error occurs, an SRQ message will be generated and the SRQ LED turned on. Should multiple errors occur, only the latest error is saved. An error will be cleared and the SRQ LED turned off when the controller transmits a new command string to the counter. To read the error message, send a TE (Transmit Error) command immediately after the error occurs.
- 4.9.2 Table 4.25 below lists the GPIB error messages and numbered codes. The numbered error codes are in the form "Error NN" where NN is a 2-digit code.

Table 4.25 - GPIB Error Messages and Codes

Message/Code Number	Error
ALPHA SYNTAX ERROR	Alpha syntax error while parsing
NUMBER SYNTAX ERROR	Number syntax error while parsing
LEARN ERROR	Error in machine setup string from
	"learn"
INVALID RANGE	Range error (e.g., FN code number,
	gate time, delay value)
LEVEL OR ATTN INVALID	Level out-of-range for the attenuator
	setting
Error 23	Phase measurement ratio out-of-range
Error 23 24	Hardware ratio measurement produced
. Δ*	divide by zero
25	Internal totalize error
26	Input buffer overflow
27	Gate did not open in specified time
28	Gate did not close in specified time
29	Frequency C not permitted on Model 1995
30	Error during calibration
31	Invalid syntax during calibration parsing
	or commands out-of-order Cannot store calibration values to Non-VoI
32	memory-values must be entered first
2.0	Error during calibration store to Non-Vol
33	memory
40	Non-Vol Memory error-the Non-Vol data did
40	not pass verification
41	Non-Vol Memory error during recall of memory
42	Non-Vol Memory-attemped recall of nonexistent
is me	machine setup store
50	Normalize function error (R-X)Y/Z
51	Statistical calculation error
60	Internal self-test: RAM
61	Internal self-test: ROM
62	Internal self-test: Non-Vol Memory
63	Internal self-test: measurement amplifier failure
64	Internal self-test: measurement logic failure

Table 4.25 - GPIB Error Messages and Codes (Cont'd)

Message/Code Number	Error
Error 70	Floating point addition error
71	Floating point multiplication error
$\overline{72}$	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point underflow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII conversion error
* 82	Double precision to floating point conversion error
83.	Integer divison by zero
99	Internal software error

NOTE:

If an error is found in a command string, the entire string is ignored. No new programming of the counter will take place and the counter will continue taking measurements as previously set up.

5.1 INTRODUCTION

- 5.1.1 This section describes the general theory of operation for the Universal Systems Counters Models 1995/1996.
- 5.1.2 The theory of operation provided is based on the simplified overall block diagram shown in Figure 5.1. Key circuit blocks of the 1995/1996 are described and supported in this section using simplified block and schematic diagrams. These diagrams supplement the complete schematics found in Section 7 of this manual. As much as possible, the simplified schematic and block diagrams provided here are annotated with the same reference designators found in the complete schematics. This should facilitate cross-referencing between this section of the manual and the schematics.
- following circuit descriptions are designated by circuit references provided on the supporting simplified block and schematic diagrams. Note that each assembly of the 1995/1996 (see Parts List, Section 8) provides a separate series of IC designations starting with U1. These designations are employed in the following key circuit descriptions. When an IC package contains more than one circuit, suffix letters are used to distinguish them (e.g., U40A). Finally, when it is necessary to identify a specific pin in an IC, the reference designator, with a suffix letter if necessary, is followed by a hyphen and then the required pin number (e.g., U40A-1).

5.2 FUNCTIONAL BLOCKS


- 5.2.1 The 1995/1996 counter is divided into 11 major functional blocks. Most of these blocks are located on the instrument's motherboard. The front panel block, signal conditioner block, measurement block, and channel C block are incorporated on separate board(s) which plug into the motherboard. Figure 5.1 provides an overall simplified block diagram of the 1995/1996 counter. The following is a list of these 11 functional blocks:
 - 1. Channel A/B block (See Subsection 5.3.2)
 - 2. Channel C block (1996 only) (See Subsection 5.3.3.)
 - 3. Measurement logic block (See Subsection 5.3.4)
 - 4. Display/keyboard block (See Subsection 5.3.5)
 - 5. Microprocessor block (See Subsection 5.3.6)
 - 6. Power supply block (See Subsection 5.3.7)
 - 7. External arming/gating block (See Subsection 5.3.8)
 - 8. Internal gate timer block (See Subsection 5.3.9)
 - 9. External reference multiplier block (See Subsection 5.3.10)
 - 10. Channel D block (See Subsection 5.3.11)
 - 11. GPIB block (See Subsection 5.3.12)

NOTE:

For convenience, since channels A and B are identical, only the former channel is described, unless otherwise indicated.

- 5.2.2.1 As one reads through the General Information and Theory of Operation sections of this manual, it might prove helpful to refer to the Overall Block Diagram found in Figure 5.1.
- 5.2.2.2 In general, input signals are conditioned and converted into digital information in the signal conditioning section.
- 5.2.2.3 The measurement section is internally configured by the microprocessor according to instructions entered via the keyboard or GPIB system. The signal to be measured and the signal from the frequency reference are fed to the measurement logic block. The measured result from here is passed to the microprocessor block. If mathematical manipulation of the result is required, this is performed by the microprocessor before the final output is passed either to the display or GPIB block.
- 5.2.2.4 In the digital control section, circuit timing and control signals are developed by microprocessor-based logic. This section also provides for keyboard decoding and display logic.
- 5.2.2.5 The interface section functions as a bidirectional port for data and control signals generated by the digital control section and the external system controller.
- 5.2.2.6 Overall operation of the 1995/1996 centers in two LSI chips. One chip, the MCC2 (Multiple Counter and Control Chip #2), is a combination of ECL (emitter-coupled togic) and TTL (transistor-transistor logic) circuitry. This LSI chip executes all the high-speed logic steering, gating, and counting. The second LSI chip, the MCC1 (Multiple Counter and Control Chip #1), is a CMOS device that interfaces directly with the CPU. It provides the required logic functions, counting registers for accumulating raw input data, and control lines for the MCC2 chip.
- 5.2.2.7 Inputs for channel A are first routed through the signal-conditioning circuitry. This circuitry performs the user-selected coupling, impedance, and attenuation operations.
- 5.2.2.8 After initial signal conditioning, the input measurement signal passes through a protective limiter to two parallel high-input impedance buffer/amplifier stages. These generate a differential output which is applied to a second (Schmitt) amplifier stage.
- 5.2.2.9 In the Schmitt amplifier stage, the measurement signal is buffered, shaped, and level-shifted. The signal output from this stage is at an ECL level and called the start signal. The start signal is then directed to the divide-by-two/multiplexing circuitry.
- 5.2.2.10 The multiplexer either selects the divided start signal or the start/stop signals directly. The required signal is then routed to the synchronization circuitry.

- 5.2.2.11 The start signal's output from the synchronization circuitry is input to the MCC2 chip. Between the MCC2 and MCC1 chips, measurement pulses are accumulated in the event and time count registers, counted, and stored as unprocessed measurement data.
- 5.2.2.12 Stored raw data is then retrieved by the microprocessor, manipulated to obtain the desired measurement mode, modified as necessary by special functions, then routed to the 1995/1996's display and GPIB.
- 5.2.2.13 The 1995/1996 employs a special TEC (Timing Error Correction) configuration which divides the time between the reference oscillator and start/stop signals. This permits the instrument to accumulate measurement pulses to a much greater resolution. In a typical measurement, the instrument's microprocessor reads the time count and TEC registers, performs the necessary calculations, and displays the result. Between measurements, the event, time, and TEC count registers are reset while the microprocessor computes the measurement result.
- 5.2.2.14 Arming and gating selection for the 1995/1996 are effected through the instrument's arming/gating steering-logic circuitry. For the 1995/1996 user, arming/gating selection is much more flexible than in conventional counters. This ease-of-use results from the operator's ability to employ channel A/B inputs for selecting the various arming/gating modes. This permits input voltages as low as 25 mV at 10 MHz from the front panel. Conventional triggering levels of TTL (1.4V at 10 MHz) and zero-crossing are possible using channel D's rear-panel input.
- 5.2.2.15 Finally, gate-time setting for the 1995/1996 is not limited to selection by a decade-divided timebase. Rather, the counter uses an internal gate timer to select the desired gate time in a 200 ns to 100 s range. This provides resolutions of 100 ns (gate time <1 ms resolution) and .1% (gate time > 1 ms resolution).



Pigure 5.1 - Simplified Overall Block Diagram

5.3 - THEORY OF OPERATION BY BLOCK

5.3.1 Introduction

5.3.1.1 The 1995/1996 is divided into eleven major functional blocks. Functional and circuit theory of operation by block are described in this subsection of the manual. The figures used here are simplified schematic or block diagrams. For complete schematics, refer to Section 7.

5.3.1.2 Table 5.1 presents a list of major signal lines used in the 1995/1996 counters along with a brief functional description. Signals used together are grouped together. Included with the signal description are significant signal sources and destinations.

Table 5.1 - Signal Lines and Functions

Table 3.1 - Signal times and Lunctions		
SIGNAL NAME	SIGNAL DESCRIPTION	
ARM	Arming or gating signal applied to either arm or gate a measurement	
ARMSPSL	Arm stop slope select for the arming and gating circuit	
ARMSTSL	Arm start slope select for the arming and gating circuit	
ĀS	Microprocessor address strobe	
ATRST	Auto-trigger reset line; initializes an auto-trigger	
ATSTART+	START+ signal buffered and applied to the auto-trigger circuitry	
ATSTOP+	STOP+ signal buffered and applied to the auto-trigger circuitry	
BW/\overline{R}	Microprocessor R/W inverted buffer signal (U5F)	
CHANLD	Input signal applied to channel D	
CHCENA	Enables channel C signal to be measured	
DLYWND	For future use	
E	Microprocessor's enable signal for 6800-type peripherals	
Ē	Inverted microprocessor's E signal	
GATE	Signal that is low when the measurement gate is open	
INT/EXT	Selects the external reference or internal reference	
LDE	Lower data enable signal generated by the microprocessor's $\overline{\rm LDS}$ and OR-ed with the BW/ $\overline{\rm R}$ signal (U25B)	

Table 5.1 - Signal Lines and Functions (Cont'd)

SIGNAL NAME	SIGNAL DESCRIPTION
LDS	Microprocessor's lower data strobe
LTMS	Selects the 200 ns to 1 ms output or greater than 1 ms to 100 s output from the internal timer
LWE	Lower write enable signal generated by the microprocessor's lower data strobe (\overline{LDS}) and OR-ed with the Read/Write (R/\overline{W}) signal (U24C)
MCC/GEND	Selects the SPOUT or GATE END signal for ending a measurement
MLRST	Main logic reset signal from the MCC1 chip
PRE	Peripheral read enable signal generated by the microprocessor's R/\overline{W} signal and NANDed with E signals (U4C)
RAMENA	RAM enable signal, generated by the microprocessor's address strobe ($\overline{\rm AS}$) and inverted address line A21 ($\overline{\rm A21}$) and OR-ed together (U5C and U24A)
R/W	Microprocessor's Read/Write signal
SELARM	Enables application of the ARM signal to the auto-trigger or measurement block
SELCHD -	Selects the CHANLD signal as the arm or gate signal
SELSP	Selects the TTLSTOP signal as the arm or gate signal
SPMUX	Stop enable signal selection between SPOUT or GATE END signals
SPOUT	Stop enable output from MCC1 or SPEN signal
SPSL	Selects the slope of the STOP+ signal
SPSLV	Indicates whether the stop measurement signal is above or below the stop DAC trigger-level (TL STOP)
SPSXL	Indicates that the stop measurement signal has crossed the stop DAC trigger-level (TL STOP)
START+	Input signal applied to channel A or B for selection as the START signal
STOP+	Input signal applied to channel A or B for selection as the STOP signal
STSL	Selects the slope of the START+ signal

Table 5.1 - Signal Lines and Functions (Cont'd)

SIGNAL NAME	SIGNAL DESCRIPTION
STSLV	Indicates whether the start measurement signal is above or below the start DAC trigger-level (TL START)
STSXL	Indicates that the start measurement signal has crossed the start DAC trigger-level (TL START)
TTLSTOP	STOP+ signal converted to a TTL signal
TL START	Start channel trigger level
TL STOP	Stop channel trigger level
UDE	Upper data enable signal generated by the microprocessor's $\overline{\rm LDS}$ signal and OR-ed with the BW/ $\overline{\rm R}$ signal (U25C)
UDS	Microprocessor's upper data strobe signal
UWE	Upper write enable signal generated by the microprocessor's upper data strobe ($\overline{\text{UDS}}$) and OR-ed with READ/WRITE signal (R/W) (U24D)
VMA+E	Microprocessor's inverted enable signal (\overline{E}) OR-ed with the valid memory address (\overline{VMA}) signal $(U5E$ and $U24B)$
ZERO/TTL	Selects the channel D trigger point
5.20OFF	Shuts down the ECL 5.2 volts
200MHZ	Enables the divide-by-two circuitry

5.3.2 Channel A/B Block

5.3.2.1 Functional Description

- Refer to the simplified block diagram in Figure 5.2 as required. Channels A and B on the 1995/1996 are identical and only channel A is described here. Measurement signals applied to Input A arc first routed through the instrument's signal conditioning circuitry. This circuitry performs selected compensation, coupling, attenuation, and impedance.
- 5.3.2.1.2 The measurement signal is then applied to the input of the start/stop amplifiers. The start/stop DACs (Digital-to-Analog Converters) provide a DC threshold through which the input signal must swing so that the amplifier's output will toggle.
- 5.3.2.1.3 The start/stop DACs have a programmable output range of ±5 VDC in increments of 2.5 mVDC. However, the trigger display only shows resolutions of 10 mVDC.
- 5.3.2.1.4 The signals are then routed to the start/stop output amplifiers. The switches shown in the figure permit selection of either Input A or B signal for routing to the output amplifiers. The following combinations are possible: A-start/A-stop; A-start/B-stop; B-start/B-stop; and B-start/A-stop.




Figure 5.2 - Simplified Block Diagram for Channel A/B

5.3.2.2 Circuit Description

5.3.2.2.1 Input Conditioning

- 5.3.2.2.1.1 At the channel A input connector, K1 will select 50-ohm impedance when energized. This is achieved through the two parallel 100-ohm resistors R1 and R3. Refer to Figure 5.3.
- 5.3.2.2.1.2 AC/DC coupling is effected through K3. When this relay is de-energized, AC coupling is achieved via the two parallel capacitors C7 and C8.
- 5.3.2.2.1.3 Attenuation is accomplished via the four relays K5, K6, K10 and K12. The X1 range is set by energizing K6. When K6 is de-energized and its companion relay K5 is energized, the user will have the attenuation (X10 or X50) selected. The X10 or X50 range is selected via K12. When K12 is energized, X10 attenuation is selected. The measurement signal is attenuated by RC voltage-divider network R20, R24, C18, C22 and C32. When K12 is de-energized, X50 attenuation is achieved via RC voltage-divider network R19, R23, R82, C148, C17, C21 and C31.
- 5.3.2.2.1.4 When relay K9 is de-energized, the input signal is filtered by passage through R16. R16 and input capacitance work together to achieve 100 kHz nominal signal filtering.




Figure 5.3 - Input Switch Circuitry for AC/DC and Attenuator

Start/Stop Amplifier Circuit Description 5.3.2.2.2

Refer to Figure 5.4. The input buffer for channel A (channel B is 5.3.2.2.2.1 identical) consists of two ICs, Q8 (transistor array) and Q2 (FET array). These two chips help to comprise two differential amplifiers called the start/stop amplifiers.

Input to the start/stop amplifiers is limited to approximately ±7 volts at 5.3.2.2.2.2 the input to Q2A-6 and Q2D-11. This is achieved by the input clamp circuit consisting of R31, R50, CR1, CR2, CR3, CR4, VR1, and VR2 as shown in Figure 5.3.

The current sources for these two differential stages are supplied by Q1, 5.3.2.2.3 VR4, R32 and R33 for the start amplifier, and Q5, VR6, R36 and R37 for the stop Each source is switched on and off by a section of U1, which in turn is controlled by a TTL-control logic signal from the motherboard.

When control line CH A START is high at U1-13, U1-11 is an open 5.3.2.2.2.4 circuit. This turns on Q1 and allows current to flow. This selects the channel A input to pass through the start amplifier to the differential output (A3 and A4). If the CH A STOP control line is also high, channel A's input signal would pass through the stop amplifier to the differential output (A1 and A2). When the control line CHA START is low at U1-13, U1-11 connects the base of Q1 to -15V disabling the current source and. hence, the differential amplifier. When the amplifier is disabled, it is no longer able to process input and trigger level signals.

- 5.3.2.2.2.5 The amount of current through current source Q1 is determined by R32 and R33. With the HYSTERESIS control line low at U1-9 (maximum counter sensitivity), U1-2 and 16 are at -15V which puts R32 and R33 in parallel. This provides 11 mA through Q1 and 5.5 mA through each half of the differential stage. With the HYSTERESIS control line high, R32 is removed from across R33, thereby reducing the current through Q1 to 2 mA, and decreasing the counter sensitivity. Switching the current through the start and stop amplifiers, combined with hysteresis control of dual comparator U4 (Figure 5.5) controls the overall hysteresis of the signal conditioner. The amount of hysteresis determines the counter sensitivity.
- 5.3.2.2.2.6 The trigger levels are set by two digital-to-analog converter (DAC) circuits on the motherboard. Refer to Figure 5.6. UllA, Ul9, and U23 are the primary components of the START DAC; Ul0, UllB, and Ul4 (not shown) are the primary components of the STOP DAC.
- 5.3.2.2.2.7 The level at which the start amplifier circuit triggers is controlled by a voltage at Q2B-3 (see Figure 5.4., the TL START line). This voltage comes from U11A-1 on the motherboard as shown in Figures 5.2 and 5.6.
- 5.3.2.2.2.8 Thé level at which the stop amplifier circuit triggers is controlled by a voltage at Q2D-11 (see Figure 5.4, the TL STOP line). This voltage comes from U11B-8 on the motherboard as shown in Figure 5.2.
- 5.3.2.2.2.9 The output of the start/stop amplifiers is taken from the collector of Q8A-6 and Q8B-2 for the start and Q8C-12 and Q8D-11 for the stop amplifier. These four signals are A1, A2, A3, A4 which connect the base of Q11A, Q11B, Q12A, and Q12B as shown in Figure 5.5.




Figure 5.4 - Start/Stop Buffer Amplifier Stage

- 5.3.2.2.3 Start/Stop Level Shifter Circuit Description
- 5.3.2.2.3.1 The second amplifier stage is called the start level shifter. (For convenience, since channels A and B are identical, only channel A is discussed.) This stage is also a differential amplifier consisting of Q11A and Q11B with Q7 as the current source. Refer to Figure 5.5.
- 5.3.2.2.3.2 The second stage's signal is limited to a peak-to-peak swing of 400 millivolts by CR9, CR10. CR11 and CR12. These diodes improve the peak measurement accuracy of the signal conditioner at high frequencies and high input levels.
- 5.3.2.2.3.3 The second stage operates in the active region with a DC offset at the collector output of Q11A and Q11B. This offset is established by the current-source components Q7, R44, R51, and R52.
- 5.372.2.3.4 R44 and R52 create a voltage divider at the base of Q7, resulting in approximately 1.2 volts across R51. This, in turn, provides about 6.0 milliamps through each leg of the differential amplifier. With 6.0 milliamps through Z7-2 and Z7-3, start comparator U4A has a signal which swings around a DC offset of 200 millivolts.
- 5.3.2.2.4 Start/Stop Comparator Circuit Description
- 5.3.2.2.4.1 U4 is a dual high-speed differential comparator with an ECL output. This device receives an input from the start/stop level shifter (second amplifier stage). Refer to Figure 5.5.
- 5.3.2.2.4.2 U4-7 and 8 are the start differential inputs; U4-9 and 10 are the stop differential inputs. The output of the comparator is directed in two pathways: (1) measurement logic and (2) auto-trigger circuitry.
- 5.3.2.2.5 Hysteresis Control Circuit Description
- 5.3.2.2.5.1 Hysteresis control is achieved by changing the voltage applied to U4-5 and 13. This is effected by the HYSTERESIS control line which sets either a logic low or high at U5-6 in order to turn on Q13 or Q14, respectively.
- 5.3.2.2.5.2 With a logic low at U5-3 and 6, a high is set at the gate of Q13 and a low is set at the gate of Q14. This condition selects the low hysteresis voltage for application to U4-5 and 13 via Q13 to balancing resistor R67. This low hysteresis voltage source is established through the voltage divider network R66, R68 and R70. This voltage can be adjusted during board level calibration via variable resistors R70 and R71.
- 5.3.2.2.5.3 With a logic high at U5-3 and 6, Q13 is turned off and Q14 turned on. This applies the high hysteresis voltage to U4-5 and 13 via Q14 to R67. This high hysteresis voltage source is established through voltage divider network R65, R69, and R71. This voltage can be adjusted during calibration via resistor R71.




Figure 5.5 - Level Shifting and Hysteresis Control

5.3.2.2.6 Digital-to-Analog Converter (DAC) - Functional Description

5.3.2.2.6.1 Refer to Figure 5.6. The DAC block contains two identical circuits, the START DAC and the STOP DAC (START DAC only shown in figure). The DACs convert 12 bits of data from the microprocessor's 16-bit data bus into analog voltage used to program the start/stop buffer's trigger levels. These trigger levels are also routed to the rear panel for calibration purposes.

5.3.2.2.6.2 Each DAC consists of two sections: (1) a voltage section which performs the actual digital-to-analog conversion, and (2) a summing amplifier section.

5.3.2.2.7 START DAC Circuit Description

5.3.2.2.7.1 Refer to Figure 5.6. The following description refers only to the START DAC, but can also be applied to the STOP DAC.

5.3.2.2.7.2 The first half of the START DAC circuit, the voltage section, contains the DAC chip U19 and the operational amplifier feedback loop. U19 outputs a current dependent upon the 12-bit code which is input from the microprocessor. This current is converted into a negative voltage by the operational amplifier U23. This voltage is then applied to R19. R19, R20, U11A, and U20 all work together to convert this negative output into either a positive or negative DC level.

5.3.2.2.7.3 U19, a CMOS IC, receives a 12-bit word code from the microprocessor. The data bus, from where this word code is taken, is shared with many other devices, the \overline{DAC} must be strobed by the microprocessor's chip select line \overline{STDAC} and write line \overline{PWE} . When these two lines both go low, they latch the valid data code into U19.

5.3.2.2.7.4 U19 receives a reference voltage from U20. This voltage sets up the current through an internal resistor ladder-network either to ground at pin 2 or to the output at pin 1. The output current is dependent upon the binary code input to the 12 switches. With all data lines latched high, the current at pin 1 is equal to the input current at pin 19 (VREF). There are 4096 incremental steps of the signal level that can appear at the output proportional to the binary weighted input code.

5.3.2.2.7.5 U23 operates in a feedback configuration to act as a current-to-voltage converter. This feedback loop keeps the output voltage of the DAC (pin 1) at zero volts.

5.3.2.2.7.6 The voltage level at the output of U23 is always negative as a result of the signal inversion by operational amplifier U23. R19 and R20 constitute a voltage-divide network with U20 supplying +5 volts to R20 and R19 receiving its supply from the output of U23. As the voltage varies at R19, the amount of current will vary at point A (see Figure 5.6). The amount of current at U11's operational amplifier input will be amplified to achieve the START DAC voltage selected by the microprocessor's binary code. The gain of the summing circuit is about 3.16 and is established by R13, R14, R19 and R20.

5.3.2.2.7.7 The reference voltage input to the DAC is +5 volts and is supplied by U20. The output of the current-to-voltage converter of U23 ranges from zero to -5 volts. Since the DAC has 12 bits, it has the potential for 4096 current increments and its voltage resolution is about 1.2 millivolts. Because of the scaling of current and the gain setup of U11A, the DAC resolution is 2.5 millivolts per step. This provides a trigger level with a voltage range of +5.2 to -5.2 volts.




Figure 5.6 - Simplified Schematic for the START DAC

- 5.3.2.3 Auto-Trigger Circuitry
- 5.3.2.3.1 Functional Description
- 5.3.2.3.1.1 The auto-trigger circuit, in conjunction with the microprocessor and DAC circuitry, determines the amplitude of the input measurement signal for channel A and/or B. This is achieved by doing a signal peak search and then automatically setting the trigger level to the optimum 50% point. Depending on the trigger display selected (peak-to-peak, peak maximum, peak minimum, or the 50% point), this trigger value is then sent to channel A and/or B trigger displays on the front pancl.
- 5.3.2.3.1.2 The peak signal search during auto-trigger determination actually involves a search for the positive and the negative peak levels. During each peak signal search, the microprocessor requires information regarding whether (1) the input signal crossed the trigger point that was set and whether (2) the input signal is above or below the trigger point. Now to a brief circuit description.
- 5.3.2.3.2 Circuit Description
- 5.3.2.3.2.1 Refer to Figure 5.7. To determine the trigger level automatically, information for calculation by the microprocessor is obtained from U30. When signal line $\overline{\text{CSBUFA}}$ is brought low, tri-state buffer U30 routes the Start Signal Crossing Level (STSXL) and Start Signal Voltage Level (STSVL) signals to the microprocessor for reading.
- 5.3.2.3.2.2 The \overline{STSXL} signal indicates whether the input measurement signal has crossed the trigger level. The \overline{STSLV} signal indicates whether the trigger level is above or below the measurement signal. The microprocessor always looks at the \overline{STSXL} signal first. If the \overline{STSXL} signal level is high, the microprocessor looks at the \overline{STSLV} signal to determine if the trigger level is set above or below the measurement signal. The microprocessor never looks at the \overline{STSLV} signal if the \overline{STSXL} signal is low because the microprocessor now has all the information to set the next trigger point.
- 5.3.2.3.2.3 Before the microprocessor can perform an auto-trigger, it first sets the DAC's trigger level to the start/stop amplifiers. Next, the auto-trigger circuitry is set up. First, the microprocessor brings the DLYWND and ARM signal lines high. This forces the ATE (Auto-Trigger Enable) line high and the ATE line low. This enables U54B and U55B.
- 5.3.2.3.2.4 With the DAC's trigger level and auto-trigger circuitry now set, the microprocessor initializes an auto-trigger process. The ATRST (Auto-Trigger Reset) signal line is first pulsed low, setting U55B's Q output high. If the DAC level was set within the measurement signal's peak-to-peak range, U55B's Q output would be clocked low by the ATSTART+ signal which is the buffered Start measurement signal. Once U55B's Q output has been brought low, U55B's Q output is fed back to the input at U58B-4. This maintains the D input to U55B at a low level which keeps U55B's Q output low during any more clock pulses from the ATSTART+ signal.
- 5.3.2.3.2.5 U54B and U55B's Q outputs \overline{STSXL} and \overline{STSLV} now pass to U53. U53 translates ECL signals to TTL signals, then passes the \overline{STSXL} and \overline{STSLV} signals to U30 for reading by the microprocessor.




Figure 5.7 - Simplified Schematic for the Auto-Trigger Start Circuitry

5.3.3 Channel C Block

5.3.3.1 Functional Description

- 5.3.3.1.1 Channel C is provided on Model 1996 only. Refer to Figure 5.8 which provides a simplified block diagram. Channel C processes the signal applied at the channel C input and feeds it to the measurement block.
- 5.3.3.1.2 Channel C's input is protected by a fuse, mounted in the input connector, and also by a signal-limiting circuit. Next is an automatic level control circuit which reduces the range of the signal level applied to the amplifier.
- 5.3.3.1.3 After amplification, the signal is prescaled by 64 before being passed via a buffer and a signal gate to the measurement block.
- 5.3.3.1.4 The amplitude of the signal at the amplifier output is monitored by a detector and a comparator. The comparator output controls the low-signal latch. If the detector output is below the threshold, the latch is set and the channel output is inhibited by the signal gate. When the detector output goes above the threshold, the low-signal latch is armed and opens the signal gate on the next signal edge from the prescaler. This enables the instrument to make measurements on signal bursts.
- 5.3.3.1.5 The detector output is also applied to the continuous signal latch. This latch is reset at the beginning of each gate period and is set if the detector output falls below the threshold level. The microprocessor system samples the latch output throughout the gate period. If the measured signal falls below the threshold level during this period, the measured result is set to zero.

5.3.3.1.6 If channel C is not selected, the low-signal latch is held in reset by a control signal from the microprocessor and the output to the measurement block is inhibited. The same control signal is used to enable channel A so that the two channels cannot be enabled at the same time.




Figure 5.8 - Simplified Block Diagram for Channel C (1996)

5.3.3.2 Circuit Description

- 5.3.3.2.1 Refer to Section 7 for the complete channel C schematics. The signal to be measured is applied via SK13 (INPUT C). The circuit is protected by a fuse mounted within SK13. The signal amplitude is limited by the diode clamp comprised of D8, D9, D10 and D11.
- 5.3.3.2.2 A degree of automatic gain control is achieved by means of an attenuator formed by R6 and the impedance of the PIN diodes D2 and D7. The peak-to-peak detector D1, D3, R7 and C48 produces a negative voltage proportional to the signal amplitude. A direct current proportional to this voltage flows through the PIN diodes via L1. The impedance of the diodes decreases if the current increases so that changes in signal amplitude are offset by changes in attenuation.
- 5.3.3.2.3 The signal passes through four amplifier stages incorporating Q1, Q2, Q3 and Q4. The amplified signal is fed to the counter IC3 via the shaping circuit formed by R37, C46 and R36.
- 5.3.3.2.4 The signal frequency is prescaled by 64 in IC3 and buffered in IC2a. Provided that channel C is selected and the amplitude of the signal is adequate, the output at IC2a-2 passes to the measurement logic via the gate IC2b and SK7 pin 5.

- 5.3.3.2.5 The signal at the output of Q4 is fed to the low-signal detector D5 and C23. The comparator IC1b compares the detector output with a threshold voltage set by R27. The comparator output is at a logic 1 if the detector output is below the threshold (the amplitude of channel C's signal is too low for accurate counting).
- 5.3.3.2.6 The logic level at the comparator output is inverted in IC1-A and is fed via SK7 pin 14 to the D1 input of U59A-7 on the motherboard. U59A-6 is clocked by the output of IC2a via SK7 pin 8. If the signal from Q4 is below the threshold, U59A-3 goes to a logic 1. This logic level is fed back via SK7 pin 7 to disable the gate IC2-B and inhibit the output to the measurement block.
- 5.3.3.2.7 The GATE signal enters the system at SK7 pin 17 and is inverted in IC1-C. The resulting signal and the output of the comparator IC1-B are fed to IC4-A. If both inputs are at a logic 1, indicating that the channel C level is too low while the gate is open, the continuous signal latch IC4-C and IC4-D is set. The latch output is fed to the microprocessor via SK7 pin 11 and prevents the result of any measurement made during that gate period from being displayed.
- 5.3.3.2.8 The STSL signal at SK7 pin 16 is at a logic 1 when channel C is selected. When channel C is not selected, SK7 pin 16 is at a logic 0. This level is inverted and buffered in IC4-B and IC1-D, and then is fed to U59A-4 (see channel C schematic) via SK7 pin 13. U59A-4 is held reset, inhibiting the channel C signal at IC2-B via SK7 pin 7.

5.3.4 Measurement Logic Block

5.3.4.1 Functional Description

- 5.3.4.1.1 Refer to Figure 5.1 and 5.9 when reading this description of the measurement logic block.
- 5.3.4.1.2 The start and stop signals after signal conditioning are applied first to the divider/multiplexer and auto-trigger circuitry (see figure). The multiplexer selects either the start divide-by-2 or the start/stop signals.
- 5.3.4.1.3 The synchronization circuit is designed to delay the start and stop signals' clocking edge from reaching the MCC2 chip (U6) before the start enable (STEN) and stop enable (SPEN) control signals. After synchronization, the start and stop signals are applied to ECL LSI device U6 along with the reference signal and start and stop enable control signals.
- 5.3.4.1.3.1 The start enable and stop enable signals define the gate time. The start enable control signal is generated by the CPU or external Input A, B or D; the stop enable control signal follows the start enable signal by a time determined by the gate circuitry.
- 5.3.4.1.3.2 The reference signal is provided by either a precision 10 MHz oscillator or an external reference signal of 1, 5, or 10 MHz at 500 mVrms to 5 Vrms.
- 5.3.4.1.4 The ECL ISI device executes a partial reading conversion and passes the information to CMOS LSI device U11. Additional information from the ECL LSI device is directed to the precision TEC assembly U10 which performs a precision timing-error-correction operation. The TEC assembly then passes the information from timing error correction to the CMOS LSI device.

- 5.3.4.1.4.1 This latter device (U11) performs the remaining reading conversion and also presents the results on the data lines when interrogated by the CPU. The CPU then executes the appropriate function-dependent calculations, displaying the measurement results on the instrument's front-panel display.
- 5.3.4.2 Divider/Multiplexer Circuit Description
- 5.3.4.2.1 Refer to Figures 5.5 and 5.9 for the following circuit description.
- 5.3.4.2.2 The four differential output signals from U4 are directed to U7 and U6. One of these, the START+ signal from U4A-1, also passes to the clock input of U8A. U8A (a D-type flip-flop) functions by dividing this clock-input START+ signal by two.
- 5.3.4.2.3 Q and \overline{Q} are the two outputs of U8A comprising the complementary outputs of the divided START+ signal. Q and \overline{Q} are then routed to U7, a two quadchannel multiplexer.
- 5.3.4.2.4 U7 selects either the complementary input of the start and stop signals from U4A and B, or the Q and $\bar{\rm Q}$ signals from U8A for presence at its outputs. Selection is effected via the $\overline{\rm 200~MHz}$ ECL control line.
- 5.3.4.2.5 The $\overline{200~\mathrm{MHz}}$ control signal goes to U8A and U7. U8A will only divide the START+ signal at its clock input when both the $\overline{200~\mathrm{MHz}}$ and Q1 signals at U8A are at an ECL low. This condition permits the START+ signal at U8A's clock input to be divided and routed through U7 to its complementary outputs.
- 5.3.4.2.6 However, when the $\overline{200~\text{MHz}}$ signal at U7 and U8A is at an ECL high, the divide path is disabled. Then the complementary outputs from U4A and B are selected to pass through U7 to its complementary outputs.

5.3.4.3 Synchronization Circuit Description

- 5.3.4.3.1 Refer to Figures 5.5 and 5.9, and especially 5.10 for the following circuit description. This description is confined to the START+ SYNC circuit as the STOP+ SYNC circuit is essentially the same.
- 5.3.4.3.2 The START+ input signal is connected to U4A, which is an exclusive-or gate with complementary output. U4A selects the slope of the START+ signal at U4A-7 by setting U4A-9 at an ECL logic level.
- 5.3.4.3.3 Slope selection is effected by the TTL control signal STSL. When this control line goes low at U3A, the latter converts the TTL signal to an ECL low. U3A's ECL level drives U4A-9 to a corresponding low ECL level. This selects the positive slope of the START+ signal to be at U4A's output.
- 5.3.4.3.4 When control line STSL is high, the negative slope of the START+ signal is selected to be at U4A's output.
- 5.3.4.3.5 The complementary outputs of U4A are connected to the latch enable lines of U7A. These latch enable lines (U7A-5 and 6) enable or disable the STEN signal to pass through U7A to Q2 and Q4. See Figure 5.10.
- 5.3.4.3.6 Q2 and Q4 take the complementary ECL outputs from U7A and convert the ECL level to a TTL level at the collector side of Q2. This signal is named DSTEN.




Figure 5.9 - Simplified Diagram for the Measurement Logic Block




Figure 5.10 - Simplified Schematic for the Synchronization Circuit

THO

PU BUS

- 5.3.4.4 Measurement Circuit Description
- 5.3.4.4.1 Refer to Figure 5.9 for the following description of the measurement circuit.
- 5.3.4.4.2 The measurement circuit consists essentially of the three chips, U6, U10, and U11. U6 is the chip where the input signals from channels A, B and C enter for measurement after signal conditioning. U11 is a CMOS chip and the heart of the measurement circuit. This IC receives all control functions for signal measurement from the microprocessor and, also under microprocessor control, enables a reading to be taken.
- 5.3.4.4.3 A reading takes place when the microprocessor sets up the function control lines Q0 through Q4 of U11. These control lines are connected from U11 to U6 to direct the input signal(s) through U6's internal logic.
- 5.3.4.4.4 When the microprocessor is ready, it orders U11 to set the STEN line high. However, this control line cannot go high yet as it has to wait to be clocked high by the 10 MHz timing signal from U6. When the STEN line does go high, it is routed to the synchronization circuit where it is converted to the DSTEN signal. It is the DSTEN signal which goes to U6, enabling a measurement to begin on the first clocking edge of the input signal to U6.
- 5.3.4.4.5 When U6's internal logic sees the clocking edge of the input signal(s), the ST TEC line from U6 to U10 goes low and so does the \overline{GATE} line to U6. From 100 to 200 nanoseconds later the REF signal will clock the ST TEC line high.
- 5.3.4.4.6 Once the measurement begins, count lines A, B and C from U6 to U11 start to toggle. These three lines carry the least significant bits of a counter register that is 26 bits in length. The 23 most significant bits are stored in U11. At the end of the measurement, the DSPEN line at U6 goes high. This enables U6's internal logic to stop the measurement on the next clocking edge of the input signal at U6.
- 5.3.4.4.7 When U6's internal logic sees the input signal(s) next clocking edge, the SP TEC line from U6 to U10 will go low and the GATE line high. From 100 to 200 nanoseconds later, the REF signal will clock the SP TEC line high.
- 5.3.4.4.8 The ST TEC and SP TEC signals from U6 to U10 are both ECL low-going pulses. Each lasts from 100 to 200 nanoseconds. This pulse width represents the time difference (an error factor) between the clocking edge of the input signal and the 10 MHz reference signal. Refer to Figure 5.11.
- 5.3.4.4.9 U10 uses the ST TEC and SP TEC pulses in a dual-slope integration scheme. Using a constant current source, both pulses rapidly charge a capacitor. When the pulses end, the capacitor starts a scaled discharge at about 1/400th of the charge rate. This proportionally expands the TEC error pulse by a factor of 400. This integrated waveshape is then squared and used to gate the 10 MHz reference signal (the ST TEC OUT and SP TEC OUT signals) into U11's TEC register counters. Refer again to Figure 5.11.
- 5.3.4.4.10 At the end of a measurement, the CPU commands U11 to set the MLRST line low. This line resets all logic and register counters in U6 and U11, preparing for the next measurement.




Figure 5.11 - Simplified Diagram of the TEC Interpolator

5.3.5 Display/Keyboard Block

5.3.5.1 Functional Description


- 5.3.5.1.1 Refer to Figure 5.12. The front panel contains the display and keyboard circuitry. It has all the operator pushbutton controls for all counter functions, and displays measurement readings and diagnostic data such as errors and failure codes.
- 5.3.5.1.2 The front panel provides eleven 7-segment LEDs, 53 red LEDs, and two 4-digit trigger-level displays for channels A and B. Ten of the 7-segment LEDs are used for the mantissa. The eleventh 7-segment LED is the measurement reading exponent.
- 5.3.5.1.3 The keyboard has 40 momentary-contact pushbutton switches. It is continuously monitored via a 7 x 6 line matrix. ROW1 through ROW6 are strobed by a 3-to-8 line decoder/multiplexer. COL1 through COL7 are scanned and read from the data bus via a buffer.

5.3.5.2 Circuit Description

5.3.5.2.1 Refer to Figure 5.12. The display board receives its instructions from the microprocessor through chips U3, U5, U6, U7 and U8. U3, U5 and U6 control display drivers U1, U2 and U4 as well as ten miscellaneous function/indicator LEDs. The microprocessor interfaces with the keyboard via chips U7 and U8.

- 5.3.5.2.2 Display drivers U1, U2 and U4 are Intersil (ICM7218) 8-digit LED devices. This device contains an 8 x 8 static memory array providing storage for the displayed information of the 7-segment decoders, all the multiplex scan circuitry, and high-power digit and segment drivers. The display driver has two control lines (WRITE and MODE) that define the chip select. The chip select either reads four bits of control information (DE, DF, DG or DH) or eight bits of display input data (DA through DH). The MODE control line defines the selection, with a high loading the control word on the write pulse, or a low loading the input data on the write pulse.
- 5.3.5.2.3 Any data present (BD0 through BD7) at the input of U3, U5 and U6 is latched out on the rising clock edge of lines CSLCHF, CSLCHG and CSLCHH. U5 handles the control lines (MODE, WRU1, WRU2 and WRU4) and U3 handles the data lines (DA through DH) for the display drivers. Drivers U1 and U2 show the mantissa readings on the 7-segment display DS1 through DS11, and driver U4 shows channel A/B trigger levels on display DS12 and DS13.
- 5.3.5.2.4 The microprocessor refreshes the counter's measurement readings (mantissa) about every millisecond. Every time the display is updated by the microprocessor, the microprocessor must pass the mode data along with eight consecutive bytes of data for each of the three display drivers.
- 5.3.5.2.5 Mode data is passed to U1, U2 or U4 when the MODE control line from U5 is high and the $\overline{\text{Write}}$ line ($\overline{\text{WRU1}}$, $\overline{\text{WRU2}}$ or $\overline{\text{WRU4}}$) goes low. Lines DE, DF, DG and DH contain the control word that will be loaded into the display drivers.
- 5.3.5.2.6 Display data is passed when the MODE control line is low and the appropriate $\overline{\text{Write}}$ line goes low. Lines DA through DH now carry the display data for the mantissa and function/indicator LEDs. All display data directed to U1, U2 and U4 is coded in hexadecimal.
- 5.3.5.2.7 The function/indicator LEDs are controlled by U6, a part of U5, and the last five digit lines of U2 (L1 through L5).
- 5.3.5.2.8 The keyboard is scanned about every ten milliseconds. Scanning is effected by sequencing through BA1, BA2 and BA3; bring line $\overline{\text{CSBUFC}}$ low; and then reading buffer chip U7. It takes the microprocessor eight passes to read all 40 keys. For example, in order for the microprocessor to read ROW4 and COL6, lines BA1 and BA3 will be set high and line BA2 will be set low. The microprocessor next would bring line $\overline{\text{CSBUFC}}$ low, enabling U8 to bring the ROW4 line low. If the key across ROW4 and COL6 is depressed, COL6 will be low and the microprocessor will read via buffer chip U7 the value BF in hexadecimal. If that key is not depressed, the microprocessor will read an FF instead.

Figure 5.12 - Simplified Schematic for the Display Board



- 5.3.6 Microprocessor Block
- 5.3.6.1 Functional Description
- 5.3.6.1.1 Refer to Figure 5.1. The overall operation of the 1995/1996 is controlled by the microprocessor which resides in the computer section on the motherboard. The microprocessor itself is a Motorola 68000 device. It receives instructions from the keyboard or the GPIB, then sends instructions to and receives data from other functional blocks within the counter.
- 5.3.6.1.2 The microprocessor continuously scans the counter's keyboard for any change and then updates the front-panel display annunciators and key indicators.
- 5.3.6.1.3 The microprocessor block contains eight major divisions. Refer to Figure 5.13. These_divisions include the following:
 - a. Upper and lower RAM (U7 and U8)
 - b. Upper and lower ROM (U17 and U18)
 - c. Non-volatile memory
 - d. Microprocessor control logic
 - e. Reset logic
 - f. Interrupt logic
 - g. Address and data buffer
 - h. Input/Output decoders
- 5.3.6.1.4 The microprocessor interfaces to these eight divisions via a 16-bit data bus and a 24-bit address bus. All input/output functions are effected via an 8-bit data bus and a 4-bit address bus. The address bus interfaces with the measurement block, GPIB block, display block, and hardware control circuitry.
- 5.3.6.1.5 The microprocessor has 16k bytes of RAM and 128k bytes of ROM available for memory.
- 5.3.6.2 Circuit Description
- 5.3.6.2.1 Microprocessor Control Circuitry
- 5.3.6.2.1.1 The clock (hybrid IC) U16 provides an 8 MHz clock to the microprocessor U6. The control circuitry of U6 consists of inverter U5, NAND gate U4, and OR gates U24 and U25. These devices develop all the control signals listed in Table 5.1 for the microprocessor, permitting it to interface with peripheral devices within and without the kernel.

5.3.6.2.2 Reset Circuitry

5.3.6.2.2.1 The reset circuitry consists of the power-down and power-up circuits. The power-down circuit brings the output of UIC (RESET) low when UIC-11 reaches approximately 4.7 volts. This prevents the microprocessor from accidentally writing to non-volatile memory. The power-up circuit holds the output of U1B (RESET) low until U1C-11's voltage is greater than 1.2 volts. Q1 is the turnoff which permits C2 to begin charging. When C2 reaches a charge that is greater than 1.2 volts, the output of U1B will go high, enabling the microprocessor and other peripherals to return from their reset state.

5.3.6.2.3 ROM

: [

5.3.6.2.3.1 U17 and U18 are EPROMs containing the resident operating-system. This information is accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 14 of the 24 address lines are used (A1 through A15). The microprocessor divides the data bus into upper and lower data lines. U17 is connected to the upper 8 bits (D8 through D15), while U18 is connected to the lower 8 bits (D0 through D7). To enable a data output (read) cycle, both UDE, LDE and address line A17 are pulled low. Instruction bytes are then put onto the data bus.

5.3.6.2.4 RAM

5.3.6.2.4.1 U7 and U8 are static RAM devices that provide 8k x 16 bits of temporary storage. This information is also accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 12 of the 24 address lines are used (A1 through A13). U7 is connected to the upper 8 bits (D8 through D15), while U8 is connected to the lower 8 bits (D0 through D7). To enable a data input (write) cycle, the RAMENA, LWE and UDE lines are pulled low. To enable a data output (read) cycle, the LWE line remains high, while the RAMENA and UDE lines are pulled low.

5.3.6.2.5 Non-Volatile Memory

5.3.6.2.5.1 U2 provides 2k x 8 bytes of non-volatile memory storage for calibration constants and machine setups. U2 is connected to the lower half of the data bus (D0 through D7) and A1 through A11 of the address bus. To enable a data input (write) cycle, chip select line CSNONVOL, LDE and the output of U3A are pulled low. To enable a data output (read) cycle, the output of U3A remains high while the CSNONVOL and LDE lines are pulled low. This read/write cycle of non-vol memory involves only the lower 1k of U2's memory. The write cycle of the microprocessor is unable to access the upper 1k of U2's memory because U3A, U3B and the calibration switch on the front panel inhibit this write cycle. This ensures protection to the calibration constants which are stored in the upper half of U2's address space.

5.3.6.2.6 Input/Output Decoder Circuit

5.3.6.2.6.1 The input/output decoders consist of the three 3-to-8 multiplexers U9, U15 and U22. These three chips provide the chip select lines and clock signal for the peripheral devices. Refer to Table 5.1 for a definition of the chip select clock names.

5.3.6.2.7 Interrupt Circuit

5.3.6.2.7.1 This circuit consists of one chip, U12, which is an 8-to-3 line priority encoder. This IC handles the interrupt lines from the measurement block ($\overline{\text{MCCIRQ}}$), GPIB block, timer and gating block ($\overline{\text{RTIRQ}}$), and optional interrupts ($\overline{\text{OPTIRQ}}$). These interrupt lines are prioritized, then a 3-line code is sent to the microprocessor.

5.3.6.2.8 Address and Data Buffer

5.3.6.2.8.1 U26 is a bidirectional buffer that buffers data lines D0 through D7 from the microprocessor to the measurement block, display block, GPIB block, and hardware control circuitry. This buffer chip is only enabled when reading and writing from peripheral devices outside the kernel. U27 buffers address lines A1 through A4.




Figure 5.13 - Simplified Schematic for the Microprocessor Block

]. }i

5.3.7 Power Supply Block

- 5.3.7.1 The 1995/1996 uses a linear power supply providing the following voltages (±5%) at the indicated current capacities:
 - a. +5V at 750 mA surge, 350 mA nominal (using ovenized oscillator Option 04E)
 - b. +5V at 3.2A (TTL)
 - e. -5.2V at 2.8A (ECL)
 - d. +15V at 250 mA (Linear)
 - e. -15V at 100 mA (Linear)
- 5.3.7.2 Line voltage enters the power transformer's primary winding when rearpanel connector S200 is closed. The line voltage selector card is oriented by the user to properly configure the primary winding to match the applied line voltage (see Subsection 2.7.2 in this manual for details).
- 5.3.7.3 The power transformer is a step-down device with three center-tapped secondary windings. Power transformer output voltages are full-wave, rectified by bridges CR8, CR200, and diodes CR10, CR11, before being capacitor filtered.
- 5.3.7.4 When switch S1 is closed, the positive and negative 15V supplies come up. The +15V supply enables the +5V TTL supply via Q7. The computer resets and, upon a successful completion of a status check, turns on the -5.2V supply via Q5, Q8 and Q9. When switch S1 is opened, all power supplies shut down except the oven oscillator supply. Q4 turns on and lights the front-panel Standby LED.
- 5.3.7.5 The +5V TTL and -5.2V ECL power supplies are overvoltage/current protected by thyristors Q10 and Q11. The FANRUN line remains at approximately .7V when the fan is operating. If no current flows through the fan, U1-2 goes low forcing BD5 low when U13 is addressed by the computer. The computer then turns off the -5.2V supply, thereby reducing internal heat dissipation to a safe level.

5.3.8 External Arming/Gating Block

5.3.8.1 Funtional Description

- 5.3.8.1.1 The 1995/1996 provides special circuitry permitting control of the measurement gate start and stop time by external means. Measurement gate control in normal operation is a function of the selected measurement mode and input channel(s). External arming and gating is provided by channels A, B, and rear-input D. Thus, a variety of arming and gating signals can be used.
- 5.3.8.1.2 When in one of the external arming/gating modes, the microprocessor illuminates the EXT LED on the front panel, indicating that the counter is set up for receiving an external arming/gating signal via channel A, B or D.

- 5.3.8.1.3 The external gating signal defines the beginning (Start) and end (Stop) of the measurement. In using the external gating signal, one of four slope combinations can be selected: positive-to-positive, positive-to-negative, negative-to-negative, and negative-to-positive.
- 5.3.8.1.4 The external arming signal defines the beginning (Start) of the measurement; the end (Stop) is defined by the internal gate-time setting. Positive and negative slope selections are possible in the external arming mode.
- 5.3.8.1.5 In addition, the synchronous window auto-trigger (SWAT) mode may be selected. SWAT, which uses the external arming/gating circuitry, permits the auto-trigger to function only within a specified window. For example, the window can be set between possible ringing on both the rising and falling edges of the input measurement signal. Measurements are then taken only during this window, resulting in much more accurate readings. The only difference between the external gating mode and SWAT is that the gate signal is sent to the auto-trigger circuitry between measurements when in the SWAT mode.

5.3.8.2 Circuit Description

- 5.3.8.2.1 Refer to Figure 5.14. The arming and gating controls are set up via two latches, U29 and U31. U29 controls several control signal lines for the arming and gating circuitry which are SELSP, SELCHD, ARMSYNC, and SELARM. SELSP and SELCHD control the selection of channel A, B or D as the external arming or gating signal. SELARM enables the arming or gating signal to pass on to the auto-trigger circuitry or the measurement circuitry. ARMSYNC synchronizes the external arming or gating signal with the measurement circuitry. U31, ARMSTSL, and ARMSPSL controls the arming or gating slopes of the selected signal (Channel A, B, or D).
- 5.3.8.2.2 U40A serves as a 2-to-1 line signal selector/multiplier. It selects either the TTLSTOP (channel A/B input) or CHANLD (channel D input) signal. The TTLSTOP signal is selected to appear at the output of U40A when control signal SELSP is high and SELCHD is low from U29. The CHANLD signal is selected when the SELSP is low and SELCHD is high. Selected signal TTLSTOP or CHANLD is then passed from the input of U40A to the input of U32A and U32B for slope selection.
- 5.3.8.2.3 U32A and B is an exclusive-or gate with U32A selecting the start slope and U32B selecting the stop slope of the arming or gating signal. A logic high on the ARMSTSL or ARMSPSL line selects the positive slope for clocking U43A and B. A logic low on ARMSTSL or ARMSPSL selects the negative slope. With a selected arming mode, only the ARMSTSL is used to initialize a measurement.
- 5.3.8.2.4 U43A and B is a D-type, positive-edge trigger flip-flop. U43A's flip-flop circuit controls the rising edge of the ARM signal and U43B's flip-flop circuit controls the falling edge. With an arming mode, only the rising edge of the ARM signal is processed by the measurement block to start a given measurement. With a gating mode, both the rising and the falling edge of the ARM signal is processed by the measurement block to both start and stop a measurement.

- 5.3.8.2.5 When the microprocessor brings the ARMSYNC signal high, U43A's Clear (CLR) line is released. With the CLR line high, the output of U32A (ARMSTART) clocks U43A's input, forcing U43A's Q output high and \bar{Q} output low. This low is passed to U37A-10, with U37A-9 low; the output of U37A will go from a high to a low. This low from U37A-8 is passed to U39-1 if U42B-4's SELARM is enabled (high). U39A inverts the $\bar{A}\bar{R}\bar{M}$ signal to ARM and passes it to the measurement block. The rising edge of the ARM signal arms U6 to start a measurement.
- 5.3.8.2.6 U43B is held disabled by U43A's Q output until U43A's ARMSTART signal clocks Q high. Once U43B is enabled, U43A's Q output is passed to U43B's D input. When the clock edge of the ARMSTOP signal clocks U43B, U43B's Q output will go high and the $\bar{\rm Q}$ output will go low. The Q output of U43B is then passed through U37A and U42B to the input of U39A. U39A inverts the high to a low and passes it to the measurement block causing the falling edge of the ARM signal to stop the measurement. U43B's Q output is fed back to U43A's Clear input resetting Q and $\bar{\rm Q}$ and disabling U43B.
- 5.3.8.2.7 At the end of the measurement, the microprocessor brings the ARMSYNC line low. This disables the arm and gate circuitry until the microprocessor brings the ARMSYNC line high again to start a new measurement.




Figure 5.14 - Simplified Diagram for the External Arming/Gating Block

5.3.9 Internal Gate Timer Block

5.3.9.1 Functional Description

5.3.9.1.1 Refer to Figure 5.15. The gate timer controls two functions: (1) real-time interrupts and (2) gate time. U28 is a programmable interval timer that has three independent 16-bit counters. One is used for real-time interrupts, and the other two are cascaded together as the gate timer.

- 5.3.9.1.2 The timer for real-time interrupts is programmed to interrupt the microprocessor every ten milliseconds. Programming for this counter is effected at power-up and is not changed.
- 5.3.9.1.3 The gate time is changed whenever the function, resolution, or a new gate time is programmed by the user. 1995/1996 gate times can be programmed as short as 200 nanoseconds or one cycle of the measurement signal to 100 seconds.
- 5.3.9.1.4 The gate timer block controls the end of a measurement. Depending on the counter's chosen measurement function, the counter will select the gate-ending signal which is either created by the timer chip U28 or the MCC1 chip in the measurement block.

5.3.9.2 Circuit Description

- 5.3.9.2.1 Refer to Figure 5.15. The end of a measurement can be controlled by either the SPOUT or \overline{GATE} END signals. SPOUT is generated by the MCC2 (U11) of the measurement block and is connected to U41-2. \overline{GATE} END is generated by the Intel timer chip U28 and is connected to U41-1. U41 functions as a 2-to-1 selector/multiplexer. The control signal MCC/ \overline{GEND} from U29-15 controls the selection of the SPOUT or \overline{GATE} END signals for application to the measurement block. When $\overline{MCC}/\overline{GEND}$ is high, the \overline{GATE} END control signal is passed through U41 and inverted by U39C. This output is called the SPMUX signal. When $\overline{MCC}/\overline{GEND}$ is low, SPOUT will be present at the output of U39C.
- 5.3.9.2.2 U38B is a D-type flip-flop which controls U28's counters 1 and 2 and their reset and counting function. U38A controls the $\overline{\text{GEND}}$ signal clock via the OUT1 or 2 signal of U28. At the end of each measurement, the $\overline{\text{MLRST}}$ line is brought low, resetting the two internal counters of U28. When the $\overline{\text{MLRST}}$ line goes high, the GATE signal will follow, clocking a high to U38B's Q output allowing U28's two internal counters to begin counting. Once the U38 counter has timed out, the selected OUT signal (1 or 2) will then clock the $\overline{\text{GEND}}$ line high at U38A's Q output.
- 5.3.9.2.3 Chip U28 is connected to the buffered data bus (BD0-BD7) from U26 of the CPU block. U28 uses two buffered address lines BA1 and BA2 from U27 of the CPU block to address the internal counter and control register. When the gate time is being programmed, the timer chip U28 will receive two to four bytes of data from the microprocessor, depending on the gate time being programmed. Each time a data byte is written into the timer chip, the CSTIMR line is brought low, BA1 and BA2 lines select the internal register, data is placed on the buffered data bus, and the PWE signal clocks the data into the U28 register.
- 5.3.9.2.4 U28's three counters (0, 1 and 2) have independent clock inputs. Counter 0's clock input (CLKO) is connected to the microprocessor's E clock which runs at 800 kHz. Counter 1's clock input (CLK1) is connected to the 10 MHz reference signal. Counter 2's clock input (CLK2) is connected to the counter 1's OUT1 signal.
- 5.3.9.2.5 When a new gate time is programmed into U28, the OUT1 and OUT2 signals of U28 are now selected by the microprocessor through U29's LTMS control signal. LTMS is connected to U40B for selecting either U28's OUT1 or OUT2 signal for U38A's clock input. U40B also inverts the OUT1 and OUT2 signal to give U38A a rising edge when U28's signal (OUT1 or OUT2) times out. This inversion is effected because U38 is a positive-edge triggered device and the OUT1 and 2 signals are high-to-low transitions when the programmed gate time has expired.

5.3.9.2.6 LTMS control lines select OUT1 or OUT2 from U28 to pass through U40B to the clock input of U38B. The LTMS control line is set high for programmed times less than 1 millisecond and low for 1 millisecond or greater times. The selected OUT signal passes through U40B to U38A's clock input when the gate counters of U28 time out. This rising edge to U38's clock input clocks the D input to Q output, forcing GEND high. This signals the end of a measurement.




Figure 5.15 - Simplified Schematic for the Internal Gate Timer

5.3.10 External Reference Multiplier Block

5.3.10.1 Functional Description

- 5.3.10.1.1 Refer to Figure 5.16 which shows a block diagram of the external reference multiplier. The input to the circuit is taken from the REF-IN connector on the instrument's rear panel, via a signal conditioning circuit.
- 5.3.10.1.2 The circuit contains a 10 MHz oscillator operating in a phase-locked loop. If an external reference signal of suitable amplitude is present at the REF-IN connector, the reference frequency is fed to the external reference detector. The detector output then alerts the CPU through the EXTDET signal that there is an external signal present. The VCO oscillator is then enabled and the INT/EXT logic connects the 10 MHz from the buffer and splitter to the output.
- 5.3.10.1.3 The pulse generator output is fed to the phase detector, and forms the reference signal for the phase-locked loop. The phase detector is of the sampling type, allowing the oscillator to be phase-locked to a reference signal of 10 MHz or any submultiple of 10 MHz.

5.3.10.1.4- If no external reference signal of suitable amplitude is present at the REF-IN connector, the reference detector output does not trigger the switching signal generator. The oscillator is disabled and the INT/EXT logic connects the internal reference to the measurement logic.





Figure 5.16 - Simplified Diagram for the External Frequency Multiplier Block

5.3.10.2 Circuit Description

5.3.10.2.1 Input Circuit and Pulse Generator

5.3.10.2.1.1 Two antiphase waveforms derived from the external reference signal enter the system at J208 connector. The waveform from J208 is converted to TTL levels by U66 and squared in U65D before being applied to the pulse generator, U65B and U65C. The operation of this circuit is shown in Figure 5.17.






Figure 5.17 - Input Circuit and Pulse Generator

5.3.10.2.1.2 The negative-going pulses at U65-C are used to switch Q12 which drives the transmission-line type transformer T1. The transformer acts as a phase splitter. Thus, for the duration of each pulse from U65C-8, the sampling bridge of the phase detector is held forward-biased, with the CR12/CR13 and CR18/19 junctions symmetrical around 0V.

5.3.10.2.2 Phase-Locked Loop

- 5.3.10.2.2.1 Refer to Figure 5.17 and 5.18. The loop oscillator's active element is U65C. The oscillator frequency is controlled by the crystal Y1 and the varactor diode CR21. The trimming capacitor C142 can be adjusted to compensate for a range of crystal and varactor tolerances.
- 5.3.10.2.2.2 The oscillator output drives a unity-gain cascade buffer, U64A/D. The buffered signal from the collector of U64A forms the RF input to the phase detector.
- 5.3.10.2.2.3 When the sampling bridge of the phase detector is forward-biased by the pulses from T1, the CR18/CR19 junction adopts the same potential as the CR12/CR13 junction. At other times, the junctions are isolated from each other by the high impedance of the non-conducting diodes. The bridge output is therefore a series of samples of the loop oscillator waveform, taken at the frequency of the external frequency standard.

5.3.10.2.2.4 The phase detector output depends upon the relative frequency of the loop oscillator and the frequency standard, and upon the phase of the loop oscillator waveform at the instant of sampling. If the standard frequency is 10 MHz, every cycle of the loop oscillator output is sampled, but if it is a submultiple of 10 MHz, only every second, fourth, fifth, or tenth cycle will be sampled. In all cases, however, provided the standard frequency is an exact submultiple of the loop oscillator frequency, the samples will be of constant amplitude. If the standard frequency is not an exact submultiple of the loop oscillator frequency, the output pulses will be amplitude modulated.

5.3.10.2.2.5 The amplitude of each phase detector output pulse depends upon the instantaneous value of the loop oscillator waveform at the instant of sampling. The pulses are integrated in C144 to form the input to the loop amplifier U63. When the loop is in-lock, the voltage across C144 maintains the voltage at U63-6, and therefore across the varactor, at the level needed to maintain the loop oscillator at the lock frequency.




Figure 5.18 - Phase-Locked-Loop Controlled Oscillator

5.3.10.2.3 External Reference Detector and INT/EXT Switching

5.3.10.2.3.1 The output from U65D-11 is fed to a detector formed by C147, CR14, and R61/83. Refer to Figure 5.19. If no external reference signal is present at the REF-IN connector, U66-7 will go high and U65D-11 is at a logic 0. The detector output, and therefore the base of Q13, is at +5V and Q13 is switched off. A logic 0 level is applied to U30-2. When the CPU sees the EXTDET signal low at U30-2, it will, in turn, set U31-6 low (INT/EXT). This is applied to U65A-1, 2 giving a logic 1 at U65A-3. See Figure 5.18.

5.3.10.2.3.2 The zener diode CR22 converts the logic levels from TTL to the level required to switch on U64B. With U64B switched on, the voltage across R92 holds the emitter of U64C positive with respect to its base, disabling the oscillator. With the INT/EXT low at U56A-7, this will deselect the external reference by placing an ECL high at U60B-5 and force any ECL at U60C-10 low. This will now select the internal reference from U60C-14 for the measurement logic. This disables U60B and enables U60C.

5.3.10.2.3.3 When an external reference signal is present at the J208 connector, the output from U65D-11 is a TTL square wave at the external reference frequency. The detector output holds the base of Q13 negative, so that Q13 conducts. Q13's collector is at a logic 1 and its voltage (EXTDET) high. The CPU will detect this and set the INT/EXT signal high. Under these conditions, U64B is cut off and the loop oscillator is enabled.




Figure 5.19 - External Reference Detector

5.3.11 Channel D Block

5.3.11.1 Refer to Figure 5.20. Channel D conditioning circuitry provides input signal limiting/buffering with threshold selection of 0V or 1.25V for AC or TTL channel D input compatibility. Resistors R63 and R99 form a 4:5 DC divider with C163 allowing fast edges to pass through to U62. CR24 and CR25 act as clamps, limiting signal swing from -2.5V to +2.3V.

5.3.11.2 The signal then is fed to voltage comparator U62. The output of U62 will change states when the input crosses the reference voltage on pin 3 of U62. The reference voltage can assume one of two possible levels, 0V or 1.25V. When a TTL logic 0 is applied to the base of Q16, Q16 turns on.

5.3.11.3 Resistors R67 and R100 form a 1:4 voltage divider. The voltage divider then applies a 1.25V reference signal to U62 via resistor R101. When a logic 1 is applied to Q16, Q16 turns off. The reference voltage becomes 0V. Resistor R102 provides positive feedback creating a small amount of hysteresis.




Figure 5.20 - Simplified Block Diagram for Channel D

5.3.12 GPIB Block

5.3.12.1 Functional Description

- 5.3.12.1.1 Refer to Figure 5.21. The GPIB block for the 1995/1996 consists of only three chips. These include the general interface bus controller (Texas Instruments TMS9914A) and two bus transceivers (75160 and 75161). These provide the necessary interface between the IEEE-bus and the GPIB controller.
- 5.3.12.1.2 U61 (TMS9914A) is used when it is necessary for an intelligent instrument to communicate with an IEEE-488 General Purpose Interface Bus (GPIB). It performs the interface function between the microprocessor and the bus, relieving the microprocessor of the task of maintaining IEEE protocol. By utilizing the interrupt capabilities of the bus controller U61, the bus does not have to be continually polled, and rapid responses to changes in the interface configuration can be achieved.
- 5.3.12.1.3 U61 provides an interface between the microprocessor and the GPIB as specified in the IEEE-488 Standard. This device is controlled and configured through 8-bit memory-mapped registers and enables all aspects of the Standard to be implemented, including talker, listener and controller.

5.3.12.1.4 Refer as required to Figure 5.21 which provides a block diagram showing the interfacing of the microprocessor and the GPIB block.

5.3.12.2 Circuit Description

- 5.3.12.2.1 The input/output pins (DI01 through DI08) of U61 are connected to the IEEE-488 bus via bus transceivers U67 and U68. The direction of data flow is controlled by the TE and $\overline{\text{CONT}}$ output signals generated by U61.
- 5.3.12.2.2 Communication between the microprocessor and U61 is performed via memory-mapped registers. There are 13 registers within U61, six of which are read registers and seven are write registers. These registers are used to both pass control data to and get status information from the microprocessor.
- 5.3.12.2.3 The least significant address (BA1, BA2 and BA3) lines from the address buffer \cdot U27 are connected to the register select lines RS0, RS1 and RS2. These latter lines determine the particular register selected. When U61's \overline{CE} input is pulled low by the \overline{CSGPIB} control line, any one of the eight consecutive addresses is selected. Reading and writing to these locations transfers information between U61 and the microprocessor.
- 5.3.12.2.4 U67 is a 20-pin device used to buffer the IEEE-488 data lines (DI01 through DI08) in all applications. The direction of the buffers is controlled by the Talk-Enable (TE) output of U61. This active high signal becomes true whenever U61 is in TACS (addressed to talk) or SPAS (serial polled) mode.
- 5.3.12.2.5 U68 is a 20-pin device used to buffer the IEEE-488 measurement lines. It may be used for talker or listener status. The direction of the handshake-line buffers NRFD, NDAC and DAV are again controlled by the TE signal from U61. However, the SRQ, ATN, REN and IFC buffers are controlled by the DC input of U68. U68 connects with the Controller Active (CONT) output of U61. The CONT output always remains high because U61 is not being used as a controller device. U68 also includes the logic necessary to control the direction of the EOI buffer. This is dependent on the TE signal when ATN is false (high) and on the DC signal when ATN is true (low).




Figure 5.21 - Simplified Diagram for the GPIB Block

6.1 INTRODUCTION

- 6.1.1 The performance tests in this section are used for (1) receiving inspection/acceptance, (2) periodic determination of the need for recalibration, (3) upon failure of a routine specification check, and (4) after repair of unit. Verify the basic operation of the counter before starting these tests by completing the rapid functional check found in Subsection 2.9.
- 6.1.2 Satisfactory completion of these performance tests will confirm the 1995/1996's operation by measurement function. Instrument covers need not be removed for any test. Complete the performance tests in the order given.
- 6.1.3 The following conditions must be maintained during these tests:
 - a. The counter must be operated from an AC supply
 - b. The line voltage must be within $\pm\ 10\%$ of the indicated value of the line voltage selector
 - c. The ambient temperature must be $23^{\circ}\text{C} \pm 2^{\circ}\text{C}$
 - d. The power supply to the internal frequency standard must remain uninterrupted. (This does not apply if the counter is locked to an external frequency standard.)
- 6.1.4 Warm up the counter for one hour (switched to standby if necessary) before beginning these tests.

6.2 REQUIRED TEST EQUIPMENT


6.2.1 Table 6.1 lists the necessary test equipment for these performance tests. Equipment having operating characteristics equivalent to or better than those listed may be substituted. The procedures described in this section are general in nature and based on the use of the test equipment recommended. Some modification of the procedures may be required if substituted equipment is used.

Table 6.1 - Required Test Equipment

	Item	Minimum Use Specifications	Quantity	Recommended Equipment
1.	Signal Generator	10 kHz to 1.3 GHz amplitude 5 mV rms to 1V rms into 50 ohms. 1 kHz AF out	1	Racal-Dana Model 9087
2.	Audio Generator	10 Hz to 10 kHz; amplitude of 25 mV rms into 50 ohms	1	Racal-Dana Model 845
3.	AC Voltmeter (low frequency)	DC to 10 kHz; .1% resolution, and ± 2.5% accuracy	1	Racal-Dana Model 5002
4.	Pulse Generator	1 Hz to 5 MHz, external lock and trigger cap- ability; ± 2 ns jitter		Racal-Dana Model 1500
5.	AC Voltmeter (high frequency)	10 kHz to 2 GHz; .1% resolution, and ± 2.6% accuracy to 500 MHz & ± 5% accuracy to 1.3 GHz	1	Racal-Dana Model 9303
6.	BNC T-Connector	50 Ohms	1	447
7.	Connector Lead	50-ohm coaxial cable with BNC connectors, ≈ 4 ft. long	5	
8.	Coaxial Load	BNC connector, 50 ohms, 2W BNC ± 1%	1 .	
9.	N-type to BNC adapter/connector	50 ohm	1	

Table 6.4 - Input A Sensitivity Performance Test, II

Applied Performance Frequency : Standard	Input Signal Level	Tolerance	Counter Resolution	Special Notes
20 Hz	25 mV rms	± .1 Hz	100-ms gate	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FREQ A

Input A 50-ohms input impedance

Gate time 0.1 sec


Disable input A auto trigger

Set input A trigger level to 0.00V

- 3. Connect the 1995/6 and audio generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified tolerances.

Table 6.5 - Input B Sensitivity Performance Test, I

Applied Performance Frequency Standard	Input Signal Level	Tolerance	Counter Resolution	Special Notes
200 MHz	50.0 mV rms	± .2 Hz	1-sec gate	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT
100 MHz	25.0 mV rms	± .1 Hz	1-sec gate	



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FREQ A

Enable Special Function 21

Input B 50-ohms input impedance

Gate time 1 sec


Input B attenuation to X1

Set input B trigger level to 0.00V

- 3. Connect the 1995/6 and signal generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified tolerances.

Table 6.6 - Input B Sensitivity Performance Test, II

Applied Performance Frequency: Standard	Input Signal Level	Tolerance	Counter Resolution	Special Notes
20 Hz	25 mV rms	± .1 Hz	100 ms gate	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



ij

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FREQ A

Enable Special Function 21

Input B 50-ohms input impedance

Gate time 0.1 sec


Input B attenuation to X1

Set input B trigger level to 0.00V

- 3. Connect the 1995/6 and audio generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified toleranees.

Table 6.7 - Input C Sensitivity Performance Test (1996)

Applied Performance	Input	Tolerance	Counter	Special
Frequency: Standard	Signal Level		Resolution	Notes
1.3 GHz 1.0 GHz 40 MHz	50 mV rms 10 mV rms 10 mV rms (7V max)	± 2 Hz ± 1 Hz ± .1 Hz	1-sec gate 1-sec gate 1-sec gate	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FREQ C

Gate time 1 sec

- 3. Connect the 1995/6 and signal generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified tolerances.

Table 6.8 - Period A Performance Test

Applied Performance Frequency Standard	Input Signal Level	Tolerance	Counter Resolution	Special Notes
200 MHz/5 ns 1 Hz/1s	100 mV rms TTL into 50	±1 x 10 ⁻¹⁷ sec ±1 x 10 ⁻⁹ sec	1-sec gate 1-sec gate	
	Test	Setup		
SIGNAL GENERATOR EXT (SINEWAVE) STD OUT	RF OUT (100 mV rms)	INPUT A	1995/1996	EXT STD IN
PULSE GENER EXT DELAY=.1 µs STD WIDTH=999.99 IN INTERNAL TR	99 ms DELAY			EXT STD OUT
		29 311 110 1117 11		→ ¬

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

PERIOD A

Input A 50-ohms input impedance

Input A DC coupled.
Gate time 1 sec

Disable input A auto trigger Set input A trigger level to 0.00V

- 3. Connect the 1995/6 and signal generator as shown above.
- 4. Apply 200 MHz, 100 mV rms to input A of the 1995/6 and verify that the measurement taken is within the specified tolerance.
- 5. Disconnect the signal generator and connect the pulse generator DELAY OUT to input A of the 1995/6. Set the pulse generator to a delay of 0.1 microsec. and width 999.9999 msec.
- 6. Set the 1995/6 to input A trigger level of 1.30V.
- 7. Verify that the measurement is within the specified tolerance.

Table 6.9 - Time Interval A-B Performance Test

Applied Performance Frequency : Standard	Required Input Signal	Toleranee	Special Notes
100 MHz/5 ns 1 Hz/1s	$100~\text{mV}$ rms TTL into 50Ω	± 3 ns ± 3 ns	
EXT SIGNAL (100 STD GENERATOR OUT (SINEWAVE) PULSE GENERATOR EXT Delay=.1 µs STD Width=999.9999 ms IN Internal Trigger		INPUT A 1995/1996	EXT STD IN EXT STD OUT

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

TI A→B

Input A 50-ohms input impedance

Input A DC coupled

Disable input A auto trigger

Set input A trigger level to 0.00V


Enable COM A

- 3. Connect the 1995/6 and signal generator as shown above.
- 4. Apply 100 MHz, 100 mV rms to input A of the 1995/6.
- 5. Verify that the measurement is within the tolerance specified above.
- 6. Set the 1995/6 to Slope Al, Slope BJ.
- 7. Verify that the measurement is within the tolerance specified above.

- 8. Disconnect the signal generator and connect the pulse generator DELAY OUT to input A of the 1995/6. Set the pulse generator to a delay of 0.1 microsec., width 999.9999 msec., INT trigger.
- 9. Set the 1995/6 inputs A and B trigger levels to 1.30V.
- 10. Set inputs A and B to Slope \int .
- 11. Set the 1995/6 DELAY to 1 msec and enable the DELAY.
- 12. Verify that the measurement is within the tolerance specified above.

Table 6.10 - Total A by B Performance Test

Applied Frequency:	A	В	Number of Counts	Tolerance	Special Notes
	100 MHz 20 kHz	.9999999 Hz 10 kHz	99.99999 x 10 ⁶	±1 count ±1 count	



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

TOTAL A by B

Input A 50 ohms input impedance Input B 50 ohms input impedance

Input A DC coupled Input B DC coupled

Disable input A auto trigger Set input B attenuation to X1 Set input A trigger level to 0.00V Set input B trigger level to 1.30V

Select slope I for input B

- 3. Connect the 1995/6 to the signal generator and pulse generator as shown above.
- 4. Set the signal generator to an output of 100 MHz, 100 mV rms.
- 5. Set the pulse generator to an output of 0.1 microsec. delay and width 999.9999 msec.
- 6. Verify that the measurement is within the tolerance specified above.
- 7. Set the signal generator to an output of 20 kHz, 100 mV rms.
- 8. Set the pulse generator to an output of 50 microsec. delay and width 50 microsec.
- 9. Verify that the measurement is within the tolerance specified above.

Table 6.11 - Ratio A/B Performance Test

Applied Frequency:	Α	В	Performance Standard	Tolerance	Counter Resolution	Special Notes
20	0 MHz 1 Hz	1 Hz	200.00000000 x 10 ⁶ 1.000000000	± 1 count ± 1 count	1-see gate	
V			Test Set	up	<u> </u>	
EXT STD -OUT	SIGNAL GENERA (SINEWA		RF OUT 100 mV rms)	1	PUT A 1995/19 PUT B	EXT STD EXT STD
EXT STD IN	Delay =.	999.9999 n	DELAY OUT			OUT

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

RATIO A/B

Input A 50 ohms input impedance Input B 50 ohms input impedance

Input A DC eoupled Input B DC coupled

Disable input A auto trigger Set input B attenuation to X1 Set input A trigger level to 0.00V Set input B trigger level to 1.30V


Gate time 1 sec.

- 3. Connect the 1995/6 to the signal generator and pulse generator as shown above.
- 4. Set the signal generator to an output of 200 MHz, 100 mV rms.
- 5. Set the pulse generator to an output of 0.1 microsec. delay and width 999.9999 msec.
- 6. Verify that the measurement is within the tolerance specified above.
- 7. Disconnect the signal generator from input A. Transfer the pulse generator output from input B to input A.
- 8. Enable COM A on the 1995/6 and set input A trigger level to 1.30V.
- 9. Verify that the measurement is within the tolerance specified above.

 \triangle

Table 6.12 - Ratio C/B Performance Test

Applied Frequency:	С	В	Performance Standard	Tolerance	Counter Resolution	Special Notes
	1.3 GHz 40 MHz	1 Hz 1 Hz	1.30000000 x 10 ⁹ 40.0000000 x 10 ⁶	± 2 count ± 2 count	1-sec gate 1-sec gate	
Test Setup						



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

RATIO C/B

Input B 50 ohms input impedance

Input B DC coupled


Set input B attenuation to X1 Set input B trigger level to 1.30V

Gate time 1 sec

- 3. Connect the 1995/6 to the signal generator and pulse generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified tolerances.

Table 6.13 - Rise Time A Performance Test

Applied Performance Frequency: Standard	Tolerance	Special Notes
50 MHz/6.0 ns	± 3ns	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

RISE A

- 3. Connect the 1995/6 to the signal generator as shown above.
- Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.





Table 6.14 - Fall Time A Performance Test

Applied Performance Frequency: Standard	Tolerance	Special Notes
50 MHz/6.0 ns	± 3 ns	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FALL A

- 3. Connect the 1995/6 to the signal generator as shown above.
- Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.




Table 6.15 - Positive Pulse Width Performance Test

Applied Performance Frequency : Standard	Tolerance	Special Notes
100 MHz/5 ns	± 3 ns	
SIGNAL EXT GENERATOR (STD (SINEWAVE) OUT	Test Setup RF OUT 500 mV rms)	EXT STD 995/1996 IN

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

POS WIDTH A

- 3. Connect the 1996 to the signal generator as shown above.
- 4. Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.




Table 6.16 - Negative Pulse Width Performance Test

Applied Performance Frequency: Standard	Tolerance	Special Notes
100 MHz/5 ns	± 3 ns	
	Test Setup	
SIGNAL EXT GENERATOR (5 STD (SINEWAVE) OUT	RF OUT 00 mV rms)	EXT STD 1995/1996 IN

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

NEG WIDTH A

- 3. Connect the 1996 to the signal generator as shown above.
- Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.




Table 6.17 - Phase A rel B Performance Test

Applied Frequency	Performance Standard	Tolerance		Cour Resc	iter Nution	Special Notes	
1 kHz	180°	± .1°		1-sec	e gate		
		<u>T</u>	est Setup)			· · · · · · · · · · · · · · · · · · ·
EXT_STD IN 10 MHz OUT	PULSE GENERAT EXTERNAL TRIGOUTPUT DELAY = .5 ms WIDTH = .1 ms OV EXT TRIGGER LEVEL SIGNAL GENERA	EXT TRIG	MARKE OUT DELAY OUT		INPUT A INPUT B	1995/1996	EXT STD IN EXT STD OUT

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

PHASE A REL B

Input A 50 ohms input impedance Input B 50 ohms input impedance

Gate time 1 sec

- 3. Connect the 1996 to the signal generator and pulse generator as shown above.
- 4. Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.




Table 6.18 - Duty Cyele A Performance Test


Test Setup Test Setup RF OUT EXT GENERATOR (500 mV rms) STD (SINEWAVE) OUT OUT 1995/1996 IN	Appli Fregu		Performance Standard	Toleranee	,	Special Notes
SIGNAL OUT STD STD STD STD (SINEWAVE)	10 M	Iz	50%	± 4%		mean relation of the filter relation of the filter relations and the fi
SIGNAL OUT STD EXT GENERATOR (500 mV rms) 1995/1996 IN STD (SINEWAVE)				***		
	STD	GENERATO	TUO	INPUT A	1995/19	STD

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

DUTY A


- 3. Connect the 1996 to the signal generator as shown above.
- 4. Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.

Applied :	Performance	Tolerance	Special
Frequency	Standard		Notes
5 MHz/29 x	10 ⁶ V/s	± 6 x 10 ⁶ V/s	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT



PROCEDURE

- 1. Power up the 1995/6.
- Set the 1995/6 as follows: SLEW A Input A 50 ohms input impedance
- 3. Connect the 1996 to the signal generator as shown above.
- Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.



Slew Rate =
$$\left(\frac{V_2 - V_1}{t_2 - t_1}\right) = \frac{1.2V}{40.96 \times 10^{-9} \text{ sec}} \simeq \frac{29.3 \times 10^6 \text{V}}{\text{Sec}}$$

 $V_2 - V_1 = .6 - (-.6) = 1.2V$
 $t_2 - t_1 = \frac{2 (\text{SIN}^{-1} .6)}{360} \times \text{T} = \frac{73.74^{\circ}}{360^{\circ}} \times 200 \text{ ns} = 40.96 \text{ ns}$

6.4 CALIBRATION

6.4.1 This procedure provides calibration information for Racal-Dana's Universal Systems Counters Models 1995/1996.

6.5 REQUIRED EQUIPMENT FOR CALIBRATION

- a. Digital voltmeter with at least a 1 mV accuracy in the 10V range. Use a Racal-Dana Model 5004 or its equivalent
- b. GPIB controller. Use a Hewlett-Packard Model 9826 or its equivalent
- c. DC source with a single-pole output filter set for a 3-dB cutoff frequency of 1.6 Hz (1 K Ω resistor and 100 μ F capacitor)

6.6 CALIBRATION PROCEDURE

- a. Turn unit-under-test (UUT) on. Allow 15 minutes for thermal stabilization of the counter
- b. Send the following string to the counter:

"CAL" (cr lf)

The counter now enters the calibration routine.

NOTE:

If at any point during the calibration procedure an error is generated (e.g., syntax or calibration), the entire calibration procedure must be repeated.

c. Send the following string to the counter:

"CLHI" (cr lf)

- d. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstart-high)
- e. Connect the voltmeter to the Stop DAC (STOP-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstop-high)
- f. Send the following string to the counter:

"CLLO" (cr lf)

- g. Record the voltage reading of the meter at the Stop DAC (STOP-CAL LEVEL) output of the UUT (Vstop-low)
- h. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output of the UUT and record this voltage (Vstart-low)

i. Send the following string to the counter:

"CLTH (space) Vstart-high" (cr lf)
"CLPH (space) Vstop-high" (cr lf)
"CLTL (space) Vstart-low" (cr lf)
"CLPL (space) Vstop-low" (cr lf)

where Vstart-high, Vstop-high, Vstart-low, and Vstop-low are the previously recorded values. At this point "CAL" is shown on the main display. The following example shows the command strings to be sent with a Model HP85B controller in performing a 1995/1996 calibration procedure:

Output703;"CAL"
Output703;"CLHI" (Record Vstart-high and Vstop-high)
Output703;"CLLO" (Record Vstart-low and Vstop-low)
Output703;"CLTH < space > 5.2664" (5.2664 is Vstart-high)
Output703;"CLPH < space > 5.2884" (5.2884 is Vstop-high)
Output703;"CLTL < space > -5.2756" (-5.2756 is Vstart-low)
Output703;"CLPL < space > -5.2661" (-5.2661 is Vstop-low)

NOTE

Header separators, typically commas or semicolons, are controller-dependent.

j. About 5 minutes later, when calibration is completed, "CAL donE" is displayed on the front panel. Values can now be stored to non-vol memory. Depress the calibration switch (through the front-panel opening to the right of the POWER button), while sending the following string to the counter:

"CLST" (cr If)

- k. Keep calibration switch depressed until display shows "donE" indicating successful non-vol memory store
- 1. A \(\space\)\(\script{cr If}\)\(\script{GPIB}\)\ output is given and the calibration switch can now be released

6.7 VERIFICATION PROCEDURE

- a. Connect the DC source to Inputs A and B of the UUT. Adjust the DC voltage to 4.50V using the voltmeter
- b. Set up the counter for time interval A to B, Channels A and B DC coupled
- c. Press the RESET key on the front panel, then the AUTO-TRIG keys for both Inputs A and B
- d. Verify that the trigger LEVEL A and B displays show trigger levels between 4.45 and 4.55 volts
- e. Adjust the DC source to -4.50 V using the voltmeter
- f. Verify that the trigger LEVEL A and B displays show trigger levels between -4.45 and -4.55 volts

6.8 INTERNAL REFERENCE ADJUSTMENT

6.8.1 Required Equipment

- a. 1 MHz frequency standard. Use Racal-Dana Model 9475 or its equivalent
- b. Oscilloscope. 350 MHz, B/W, 4-channel
- 6.8.2 There are two internal reference oscillators available for the 1995/1996.

11

6.8.3 The calibration procedure for the standard oscillator is a single variable capacitor adjustment, accessible at OSC ADJ on the rear panel. The Option 04E has two adjustments (COARSE and FINE), accessible at the rear panel.

6.8.4 Reference Oscillator Frequency Check

 Select the following control settings: (home state at power-up)

	FUNCTION GATE TIME	FREQ A 1second
	INPUT A SLOPE	Ţ
-	COUPLING TRIGGER LEVEL	DC. AUTO
!	LIVE CONTRACTOR OF THE CONTRAC	

- b. Connect the 1 MHz frequency standard to Input A
- c. The difference between the internal reference oscillator and the 1 MHz frequency standard can be determined by the following equation:

Internal oscillator frequency = (2E6-display) x 10

d. Some examples of various counter readings and the frequency difference that is indicated are shown below:

Counter Display	Internal Reference Oscillator		
999.9950 E3	10,000.05000 kHz		
1.0000000 E6	10,000.00000 kHz		
1.0000025 E6	9,999.97500 kHz		

6.8.5 Adjustment Procedure

a. Connect the 1 MHz frequency standard to the vertical input of the oscilloscope and connect the OUT REF signal from the rear panel of the counter to the external trigger of the oscilloscope (see wiring diagram below)





Figure 6.1 - Internal Reference Adjustment Procedure

b. Set oscilloscope controls as follows:

TRIGGER	
SLOPE: COUPLING: SOURCE:	J AC EXT
SWEEP MODE NORM TRIGGER SWEEP:	.05 µs
CHANNEL INPUT: volts/div	AC Depends on amplitude of frequency standard
TRIGGER LEVEL:	Center of mechanical span

- c. Adjust the trigger level for an oscilloscope display of the frequency standard output
- d. If the counter is equipped with the standard reference oscillator, adjust OSC ADJ on the rear panel for an oscilloscope display that is as stationary as possible (i.e., does not drift to the left or right)
- e. If the instrument is equipped with an optional high-stability reference oscillator, use the COARSE and FINE adjustment controls to perform step d
- f. To determine the drift rate of the calibrated instrument, measure the time it takes the oscilloscope pattern to drift 5 divisions on the oscilloscope. The oscillator drift can be determined from the figure shown below



1.				
,	*			
*				

(" ·) :				
1	يت ميس			
	•			
: j				
	*			
	~			
ſ	•			
1	• *			
\$				

6.3 PERFORMANCE TEST PROCEDURES

- 6.3.1 Power-on/self-test and home state conditions are described in Subsections 3.2.2 and 3.2.3, respectively. Refer to this information as necessary.
- 6.3.2 Set up the 1995/1996 and test equipment as shown in the following figures provided for each test procedure. Set the control and inputs as noted in each table and monitor the counter's readout for the indicated values.

Table 5.2 -Self Test


Applied	Min. Input	Tolerance	Counter	Special
Frequency	Signal Level		Resolution	Notes
Internal 5 MHz	Internal		10 ms gate (default)	

PROCEDURE

- 1. Power up the 1995/6.
- 2. Press the "CHECK" button for 3 seconds until all LEDs light.
- 3. After the release of "CHECK" button, the unit will be in self-test and the word "test" will appear on the display
- 4. This test takes a maximum of 75 seconds and any existing error conditions will be displayed momentarily.
- 5. When the self-test is completed, the unit returns to "CHECK" mode with 5 MHz on the display.

Table 6.3 - Input A Sensitivity Performance Test, I

Applied Performance	Input	Tolerance	Counter	Special
Frequency Standard	Signal Level		Resolution	Notes
200 MHz	50.0 mV rms	± .2 Hz	1-sec gate	Use an AC voltmeter to verify applied input signal level into 50-Ω load before applying to UUT
100 MHz	25.0 mV rms	± .1 Hz	1-sec gate	



PROCEDURE

- 1. Power up the 1995/6.
- 2. Set the 1995/6 as follows:

FREQ A

Input A 50 ohms input impedance

Gate time 1 sec

Disable input A auto trigger


Set input A trigger level to 0.00V


- 3. Connect the 1995/6 and signal generator as shown above.
- 4. Apply the inputs shown in the table above and verify that the measurements taken are within the specified tolerances.


SECTION 7


DRAWINGS

		Pierre /Deman Ma
		Figure/Page No.
404335	Counter Assembly (1995)	7-2
404336	Counter Assembly (1996)	7-3
404332	Chassis Assembly	7-4
401730	PCB Assv., 10 MHz Oscillator	7-6
431730	Schematic, 10 MHz Oscillator	
404389	PCB Assy. Channel C (1996)	
432152	Schematic, Channel C (1996)	
	Component Location, Motherboard	
401725	PCB Assv. Motherboard	
431725	Schematic, Motherboard	
401726	PCB Assy. Signal Conditioner	
$\overline{431726}$	Schematic, Signal Conditioner	
401728	PCB Assv., AMCC2 Synch	
431728	Schemetic AMCC2 Synch	
401727	PCB Assv., Display	
431727	Schematic, Display	
404331	Assy., Rear Panel	
404378	Assy Rear Input, Option 01	7-40
401752	PCB Assy., Option 01	
404384	Assy Ontion 04E	
404386	Oscillator (Option 04E)	
401822	PCB Assy., Doubler	
431822	Schematic, Doubler	
404387	Assv. 220/240V Operation (Option 71)	
4 5 4 0 4 7	Dimensional Outline	7-47














ANDWENCLATURE SHOWN IS ON FARSIDE OF PC BOARD.


3 STRIP WIRE .14.
2 STRIP WIRE, 25.
1. SCHEMATIC REF NO. 431730


PCB ASSY, IOMHZ OSC.


| A | FEET | A | FEET | A | C | C | C |
| C | 21793 | 401730


7-6


enterent independence to a trace in 11684



















































7-2: "








25

























0				
	•		·	
	gen manadi se			
A. J.				
e sad				
	_			
.:				
()	Ma			
				,
· · ·				























2. REMOVE THE FOLLOWING RID PART NUMBERS: 10MHZ 05C.PCB ASSY(401730) \$ SCREW PPH #4-40X.312 \$WASHER (GIG252) 2PLCS.
1. REMOVE CABLE TIE (GI0777) SECURING CABLES TO J14/P14 AND J13/P13.

NOTES THEESS OTHERWISE SPECIFIED





VIEWED FROM TRACK SIDE



VIEWED FROM COMPONENT SIDE

NOTES

I, FIT PIN PART No. 24-3519 ITEM No. 68


HOLE POSITIONS MARKED TO PROTRUDE.

COMPONENT SIDE. 30FF


¥ o

2, FIT PIN PART NO 24-3537 ITEM NO 70 IN HOLE POSITIONS MARKED \bigwedge TO PROTRUDE ON COMPONENT SIDE 10FF

01.82



Circuit Diagram, Doubler (431822)



220V/240V OF ERATION, OFTION 71

C 21793 404387


REMOVE AND RETURN STANDARD FUSE TO STOCK.


FUSE AND PCB ACCESS COVER SHOWN IN OPEN POSITION.


NOTES URLESS OTHERWISE SPECIFIED

SERIAL NUMBER LABEL SHOULD BE MARKED AS REQUIRED TO SUIT SPECIFIC OPTION TO INDICATE CORRECT VOLTAGE.

ró







9

7-4!

f				
* Applications of the state of	u			
A Committee of the Comm				
Construction of the Constr				
	,			
	•			
· · · · · · · · · · · · · · · · · · ·				
	÷			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-			
	-			
			,	

SECTION 8

8.1 This section contains lists of replaceable parts arranged in the order of the following subassemblies:

404335	Counter Assy, 1995	8-3
20 2000	Counter Assy, 1996	8-4
404336	Counter Assy, 1990	0 =
404332	Chassis Assy	8-5
401730	10 MHz Oscillator	8-5
404389	Channel C. 1996	8-6
401725	Motherboard	8-9
401726	Signal Conditioner	.8-21
ger value mild	Signal Conditioner	8-24
401728	AMCC2 Synch	0.02
401727	Display	. 8-31
404331	Rear Panel	.8-34
401378	Option 01. Rear Input	.8-36
401752	PCB Rear Input	. 8-35
404384	Opt 04E, Oscillator	.8-37
10 10 0 m	Opt of the Asset o	8-37
404386	Oscillator Assy	0 20
401822	Doubler	. 8-38
404387	Opt 71, 220/240V Operation	. 8-38

8.2 Manufacturers are identified by FSC numbers listed in table 8.1, "List of Suppliers". The code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1, H4-2, and their supplements.

Table 7.1 - List of Suppliers

A STATE OF THE PARTY OF THE PAR	FSC Name	12969 Unitrode Corp. Watertown, MA	13103 Thermalloy. Inc. Dallas, TX	14433 III Semiconductors West Palm Beach, FL	14908 Electronic Instrument & Specialty Corp. Stoneham, MA	14949 Trompeter Electronics Charsworth, CA	15635 Elec-Irol, Inc. Saugus, CA	17856 \$111conix, Inc. Santa Clara, CA	18324 Signetics Corp.	18565 Chromerics, Inc.	19505 Applied Engineering Products	_	19647 Caddock Riverside, CA	19738 Avdel-Chobert Isleboro, NJ	16.186 Bossard Brookfield, Cl	cs 21317 Electronic Applications Co.	21793 Racal-Dana instruments Inc.	22119 Ferranti Electric
	Name	Amp, inc. Harrisburg, PA	Sangamo Electric Co. Pickens, SC	Texas instruments, Inc. Dallas, TX	Ferroxcube Corp. Saugerties, NY	RCA-Solid State Division Somerville, NJ	Motorola, Inc. Semi-Conductor Division Phoenix, AZ	Corcom, Inc. Chicago, IL	Union Carbide Corp.	Cleveland, OH	Loctite Corp. Hartford, CI	Amatom Electronic Hardware	New Rochelle, MY	New Albany, IN	Fairchild Semi-Conductor Division Mountain View, CA	Cornell-Dubilier Electronics	CTS of Berne, Inc.	Teledyne
	FSC	67700	00853	01295	02114	02735	04713	05245	05397		05972	06540	27.4.30		07263	09023	11235	11532

FSC	Name	75.	- T. C.
24355	Analog Devices :	52072	Circuit Assembly Corp. Costa Mesa, CA
25088	Siemens Corp. Components Group	52531	Hitachi Magnetics Corp. Edmore, Mi
27014	Iselfn, NJ National Semi-Conductor Corp.	52648	lessey Memories Santa Ana, CA
	Santa Clara, CA	53421	Tyton Corp. Milmaukee, Wi
607/7	ı	54473	Matsushita Electric Co. Secaucus, NJ
27.77	Varo Electran Devices, inc. Garland, TX	55167	Corona Magnetics
28520	Heyco Kenilworth, MJ	55322	Corona, CA Samtec, Inc.
29005	Storm Products Los Angeles, CA	55411	New Albany, 1M California Crystal Inc.
31918	IIT Schadow, Inc. Eden Prarie, MN	26.232	Anaheim, CA State of the Art lac.
32293	Intersil, Inc. Cupertino, CA	3	State College, PA
32559	Bivar, Inc. Santa Ana, CA	69790	Pacific Division Los Angeles, UA
32997	Bourns Trimpot Products Division Riverside, CA	57856	Kel-Am Inc. Eldon, MC
34553	Amperex/Mepco-Electra (Component Division)	59311	Communication lastruments El Segundo, CA
30.	Hauppange, MY	61394	Seeq Technology San Juse. CA
24/83	1	65940	Rohm Corp. Irvine, CA
46384	Penn Engineering & Mig. Lorp. Doylestown, PA	70903	Beldon Carp.
50434	Hewlett-Packard Co. HPA Division Palo Alto, CA	71590	Chicago, il Centralab Electronics Milwaukee, Wi
50579	Litronix, Inc. Cupertino, CA		

Ll	FSC	Жале	 - 1
	71707	Coto-Coil Co., Inc. Providence, Ri	co co
	71785	TRW Electronic Components Cinch Division Elk Grove, IL	 100
1.	72136	Electro motive Mfg. Co., Inc. Willimantic, CT	 coi :
	72982	Erie Technological Products, Inc. Erie, PA	œ [
	73138	Beckman Instruments, Inc. Fullerton, CA	 6
	75915	Littelfuse, Inc. Des Plaines. IL	 ⊘
<u> </u>	76493	J. W. Miller Co. Compton, CA	6
	78189	Illinois Tool Works, Inc. Shakeproof Division Elgin, il	on on
	79963	Zierick Mfg. Corp. New Rochelle, NY	1 22
ω	80031	Mepco-Electra Morristown, NJ	2
(w.)	80131	Electronics Industries Associates Washington, DC	 2

FSC	Name
81349	Hilltary Specification
83125	Nytronics, Inc. Darlington, SC
83330	Herman H. Smith, Inc. Brooklyn, NY
86928	Seastrom Mfg. Co. Glendale, CA
88245	Litton Precision Products Van Nuys, CA
91506	Augut, Inc. Attleboro, Ma
91637	Dale Electronics, Inc. Columbus, NE
95275	Vitramon, Inc. Bridgeport, CT
95987	Weckesser Co., Inc. Chicago, IL
98291	Sealectro Corp. Mamaroneck, NY
NOTE 1	RPM Enterprises Santa Ana, CA
NOTE 2	Res∽Net Corp. Whìppany, NJ
NOTE 3	Universal Components Co. Marquardt Products Los Angeles, CA

404335-C	404335-COUNTER ASSY., MODEL 1995	HODEL 1995		B
REF DES 16.	RACAL-DANA P/N	DESCRIPTION	FSC	F.G.
1	404293	COVER ASSY., BOITOM	21793	404293
2	401730	PCB ASSY., 10 MIZ, OSCILLATOR	21793	5f / 10t
3	404332	CHASS IS ASSY	21793	404355
4	454319	FOOT REAR (2 REQ'D)	21793	A:0:00
9	454344	PANEL, SIDE COVER (2 REQ'D)	21793	154344
7	454352	PANEL, TOP COVER	21793	454357
6	454393	HANDLE ASSY (2 REQ'D)	21793	575.484
=	454768	BUMPER, REAR FOOT (2 REQ'D)	21793	454705
12	454769	OVERLAY, FRONT PANEL	21793	454755
£	454770	OVERLAY, REAR PANEL	21793	454770
14	610777	CABLE TIE	53421	× 55
15	600620	CABLE, POWER AC LINE	70903	XH2-3013
91	610231	BUTTON PLUG, PLASTIC (4 REQ'D)	28520	7-50c
12	610379	WASHER, FLAT, #4, NYLON (4 REQ'D)	95987	1444-2012
18	616252	SCREW, PPH, SEMS ASSY (2 REQ'D)	21743	5,5252
19	615073	SCREW, PPH, 8-32 X .312 (4 REQ'D)	l	
50	610925	SCREW, PPH, 6-32 X 1.00 (4 REQ'D)	78189	
21	611026	NUT, HEX, 112-28 (6 REQ'D)	67700	1-32963:
22	611027	WASHER, LOCK, INT, 112 (6 REQ'D)	67,700	1-309030-2
23	616255	SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)	73189	
24	920888	LABEL, IDENTIFICATION	21793	920305
55	980599	MANUAL, INSTRUCTION	21793	550573
	***	Authorized Spring and		

- Contract of the Contract of

404336	REF DES 16.	28	æ	35	33	35	38																			
on:	№.G. P/N	404293	401730	404332	404319	454344	454352	454393	454768	454769	454770	T18R	KHS-7041	P-500	NW4-2812	616252		***************************************	1-329631-2	1-329632-2		920848	980599	404389	404385	
7-3	FSC	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	53421	70903	28520	65987	21793	1	78189	67.000	62700	78189	21793	21793	21793	21793	
Figure 7-3	DESCRIPTION	COVER ASSY., BOTTOM	PCB ASSY., 10 MHZ, OSCILLATOR	CHASSIS ASSY	FOOT REAR (2 REQ'D)	PANEL, SIDE COVER (2 REQ'D)	PANEL, TOP COVER	HANDLE ASSY (2 REQ'D)	BUMPER, REAR FOOT (2 REQ'D)	OVERLAY, FROM PANEL	OVERLAY, REAR PANEL	CABLE TIE	CABLE, POWER AC LINE	BUTTON PLUG, PLASTIC (4 REQ'D)	WASHER, FLAT, #4, NYLOH (4 REQ'D)	SCREW, PPH, SEMS ASSY (2 REQ'D)	SCREW, PPH, 8-32 X .312 (4 REQ'D)	SCREW, PPH, 6-32 x 1.00 (4 REQ'D)	NUT, HEX, 112-28 (6 REQ'D)	WASHER, LCOK, INT, 112 (6 REQ'D)	SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)	LABEL, IDENTIFICATION	MANUAL, INSTRUCTION	PCB ASSY., CHANNEL C	CABLE ASSY., 2 COND.	
04336-COUNTER ASSY., MODEL 1996	RACAL -DAVA	404293	401730	404332	454319	454344	454352	454393	454768	454769	454770	610777	029009	610231	610379	616252	615073	610925	611026	611027	616255	920888	980599	404389	404385	
104336 -COU	REF XES116.	7	2	3	4	9	7	6		12	13	14	15	16	17	18	19	50	21	22	23	24	25	35	27	

4. 404336-COUNTER ASSY., MODEL 1996 (CONT'D)

336-COL	JNTER ASSY., M	i H336-COUNTER ASSY., MODEL 1996 (CONT'D)	Figure 7-3	സ
EF SIG.	RACAL -DAWA	OESCRIPTION	FSC	¥.G., ₽/N
	454868	BRACKET, SUPPORT, CH. C (2 REG'D)	21793	154303
	601235	CONNECTOR, SMC, PML, MTG (J103)	21793	601235
	610127	MASHER, SHOULDER, 14, NYLON (2 REQ'D)	82698	5637 -10
	610198	WASHER, FLAT, #4, NYLON (2 REQ'D)	86928	5610-10-31
	611066	SCREW, METRIC, M3X6 (2 REQ'D)		
	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)		
_				

v
CHASSI
3
Š
- ASS
332

·5

Figure 7-4 D

<u>' </u>	A351., CINCS13	The state of the s		Æ6.
REF DES 16.	RACAL -DANA P/N	DESCRIPTION	FSC	P/N
•	401725	PCB ASSY., HOTHERBOARD	21793	401725
	401726	PCB ASSY., SIGNAL COND.	21793	401726
	401727	PCB ASSY., DISPLAY KEYBOARD	21793	401727
	192552	FASTENER, LOCK, 14-PIN DIP (2 REQ'D)	52072	CA-14-200-DL
	404330	ASSY., TRANSFORMER	21793	404330
	404331	ASSY., REAR PANEL	21793	404331
	454372	PUSH RDO	21793	454372
	454390	BLOCK MOUNTING (8 REQ.D)	21793	454390
	454763	PANEL, FRONT	21793	454763
	454764	PANEL, SIDE, RIGHT	21793	454764
	454763	PLATE, SUPPORT, 80110M	21793	454736
	454818	PANEL, SIDE, LEFT	21793	454818
	454819	SHIELD, SIG. COND., BTM	21793	454819
Andreador Wilder	500213-011	TUBING, TYGON, 1.0 LG	21793	500231-011
***************************************	404385	CABLE ASSY., 2 COMD.	21793	404385
	601225	CABLE ASSY., 14, THIST PR	52072	CA-D14P02~ 284-11-010
	610909	SCREW, PPH, TAPTITE, 6-32 X .500 (6 REQ'D)	78189	1
	611075	CLAMP, CLUTCH-TYPE	78553	C40588-020-1
	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (11 REQ'D)	78189	
	616255	SCREW, PPH, SEMS ASSY., 6-32 X .312 (9 REQ'0)	78189	
	616259	SCREW, PPH, SEMS ASSY., 8-32 X .312 (4 REQ'0)	78189	
	921006	BUTTON, PUSH, PWR, RED	21793	921006
	-			

_	
	2
	K
	-
	OSCILLATOR
	(HE)
	9
	Y 2 2 A
	A
	B) G
	1
	_

- 05/104	401/30 - rub Assi 10 miz uscrizione	E CONTINUE OF THE CONTINUE OF		S. AMMANANA
REF DES 16.	RACAL -DANA P/N	DESCRIPTION	FSC	M-G.
P14	611056	CONNECTOR, CABLE, 5 PIM	67.700	530554~4
น	921013	USCILLATOR, 10 MHZ	21793	921013
-	411730	PCB, 10 MIZ OSCILLATOR (UMLOADED)	21793	411730
4	524211	WIRE, TEFLON, STRANDED, 24 GA, BRN/RED		
45	524333	WIRE, TEFLON, STRANDED, 24 GA, URG		
9	524555	WIRE, TEFLON, STRANDED, 24 GA, GRN		
8	610160	STANDOFF, 4-40, THRU SWAGE (2 REQ.D)	83330	4103
10	610777	CABLE TIE	53421	1814
12	611052	KEY, POLARIZING, PLUG	67.00	87077-1
13	611053	TERMINAL, CRIMP (4 REQ' 0)	97700	530555-0

404389, CHANNEL "C" ASSY., 1.3 GHZ

Figure 7-8

æ 8	ບັ	3	ت	3	ن	ပ	υ	٥	3	9	<u> </u>	٦	9				1				ــــــــــــــــــــــــــــــــــــــ		<u> </u>
	r=====												I			ļ	<u> </u>			<u> </u>			
⊬6. 9/ĸ	VJ1206Y103MXA	v.)1206 Y103 МХН	VJ1206Y103MXA	VJ1206Y103MXA	V J1206Y103MXA	V31206Y103MXA	VJ1206A3R3CXA	VJ1206Y103HXA	V J1206 Y103MXA	VJ1206Y103MXA	VJ1206АЗКЗСХА	V.31206Y103HXA	VJ1206Y103MXA	VJ1206A3R3CXA	V 31206 Y 103 M XA	ECEATHK2R2E	VJ1206Y103MXA	V J1206 Y103МХА	VJ1206A4R7CXA	V31206Y103MXA	VJ1206A3R3CXA	VJ1206A391JXA	V31206Y103MXA
FSC	95275	95275	95275	95275	95275	95275	95275	95275	95275	35275	95275	95275	95275	95275	95275	54473	95275	95275	95275	92238	95275	95275	95275
DESCRIPTION	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 10 NF, 50V, 20x	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	CAP, CHIP, 10 NF, 50V, 26%	CAP,ALUM. ELEC., 47 UF, 25V WKG, -10 +50%	CAP. CHIP, 10 NF, 50V, 20%	CAP, CHIP, TO NF, 50V, 20%	CAP, CHIP, 4-7 PF, 50V, 1.25 PF	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP. CHIP, 12 PF. 50V, 5%	CAP, CHIP, 10 NF. 50V, 20%
RACAL-DANA P/N	8-21-1801	8-21-1801	R-21-1801	R-21-1801	R-21-1801	R-21-1801	8-21-1781	R-21-1801	8-21-1801	R-21-1801	R-21-1781	R-21-1801	8-21-1801	R-21-1781	8-21-1801	R-21-0795	R-21-1801	R-21-1801	R-21-1783	R-21-1801	8-21-1781	R-21-1799	R-21-1801
REF. DES 16.	:5	23	ខ	C4	8	93	73	8	క	C10	C113	C12	c13	C14	C15	910	C1.7	C18	613	C21	C22	C23	C24

404389, CHANNEL "C" ASSY., 1.3 GHZ (CONT'O)

RACAL-DANA P/N	ŧ	DESCRIPTION	FSC	HFG. PJR
R-21-1801 CAP. CHI	GP. CHI	CAP. CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
R-21-1800 CAP, CH	g.	CHIP, 1 NF, 50V, 20%	95275	V31206Y102MXA
R-21-0795 CAP, ALI	GP, ALL	CAP, ALUM. ELEC., 47 UF	54473	ECEATHK2R2t
R-21-1801 CAP, CH	3	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
R-21-1801 CAP, CH	CAP, CH	CAP, CHIP, 10 NF, 50V, 20%	95275	vJ1206Y103MxA
R-21-1801 CAP, CH	CAP, CH	CAP, CHIP, 10 NF, 50V, 20%	95275	V31206Y103MXA
R-21-1801 CAP, CH	CAP, CH	CAP, CHIP, 10 NF, 50V. 20%	95275	VJ120571038XA
R-21-1801 CAP, CH	g, 93	CAP, CHIP, 10 NF, 50V, 20%	95275	V31206Y103HXA
R-21-1784 CAP, CH	CAP, CH	CAP, CHIP, 5.6 PF, 50V, ±.25 PF	95275	VJ1206A5Rolik
R-21-1785 CAP, CH	CAP, CH	CAP, CHIP, 6.8 PF, 50V, ±.25 PF	95275	илгобъбявска
R-21-1785 CAP, CMI	CAP, CHI	CAP, CHIP, 6.8 PF. 50V, 1.25 PF	95275	VJ1205A6RSCKA
R-21-1785 CAP, CHI	CAP, CHI	CAP, CHIP, 6.8 PF, 50V, ±.25 PF	95275	VJ1205A6R8CXA
R-20-1795 CAP, CHI	CAP, CHI	CAP, CHIP, 47 PF, 50V, 5%	95275	VJ1206A470JXH
R-21-1801 CAP, CHI	CAP, CHI	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103HX4
R-21-1801 CAP, CH	SP. CH	CAP, CHIP, 10 MF, 50V, 20%	95275	VJ1206Y103MXA
R-21-1781 CAP, CH	CAP, CH	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	95275	VJ1205A3R3CXA
8-21-1781 CAP, CH	CAP. CH	CAP, CHIP, 3.3 PF. 50V, 1.25 PF	95275	VJ1206A3R3ExA
R-21-1784 CAP. CHI	CAP. CHI	CAP. CHIP, 5.6 PF, 50V. 1.25 PF	95275	VJ1206#586C4#
R-21-1801 CAP. CIT	CAP. CH	CAP. CHIP, 10 NF. 50V, 20%	95275	VU1205 Y 1 U 3 M CA
R-21-0795 CAP, AL	CAP, AL	CAP, ALUM, ELEC., 47 UF	54473	ECEA1HK282L
R-21-0704 CAP, AL	CAP, AL	CAP, ALUM. ELEC., 47 UF	18324	122-53479
R-21-1782 CAP, CH	CAP, CI	CAP, CHIP, 3.9 PF, 50V, 1.25 PF	95275	VJ1206A3R9CXA
R-21-1801 CAP, C	CAP, C	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103МКА
R-21-1801 CAP.	CAP.	CAP, CHIP. 10 NF. 50V. 20X	95275	V.H.2067194884

a.
(CONT
250
7
ASSY.
<u>ٿ</u>
CHANNEL
1389

CS0

C49

CS3

Figure 7-8

H-G. P/N	5 VJ1206A3R3CXA	5 vJ1206A3R3CXA	s v31206A150JXA	S VJ1206A150JXA	.2 8131LP-100-651-104M	4 5082-2835	4 5082-3379	4 5002-2835	4 5082-2835	14 5082-2835	14 5082-3379	13 210017	13 210017	.9 BZX79C9V1	.9 82X79C9V1	13 IN4149	4 LM339N	3 MC10116P	18 SP4730	141.500	33 8-17-3240	
FSC	95275	95275	95275	95275	72982	50434	50434	56434	50434	50434	50434	21793	21793	22119	22119	14433	27014	04713	52648	01295	21.793	
DESCRIPTION	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP, CHIP, 15 PF, 50V, 5X	CAP, CHIP, 15 PF, 50V, 5%	CAP, CERAM, .1 UF, 20%, LP	01006, 511100	01006, 511160	0100E, STL1C0	DIODE, SILICO	01006, 511100	0100E, SILICO	DIBDE, HOT CARRIER, MATCHED PAIR	DIODE, HOT CARRIER, MATCHEO PAIR	DIODE, ZENER	DTODE, ZENER	DIGOE, SILICO	IC, QUAD COPPARATOR	IC, TRIPLE LINE RECEIVER	IC. 1.3 GHZ PRESCALER PLESSEY	IC, TIL LOW POWER SHOTTY MAND GATES	COIL ASSY	
VACAL-DAKA P/K	R-21-1781	8-21-1781	8-21-1789	R-21-1789	100133	210089	R-22-1058	210089	210089	210089	R-22-1058	210017	210017	R-22-1814	R-22-1814	R-22-1029	230547	230787	R-22-4694	230193	R-17-3240	

012

103

102

88 88 010

8 6

404389, CHANNEL "C" ASSY-, 1.3 GIZ (COMT'D)

				-
REF. DES16.	RACAL - DAWA P/N	DESCRIPTION	FSC	7. N. J. S. J. S.
150	R-22-6123	TRANSISTOR	34553	BFR90
92	R-22-6123	TRANSISTOR	34553	BFRVD
8	R-22-6123	TRANSISTOR	34553	8FR90
콩	R-22-6155	TRANSISTOR	50434	HXTR3101
R3	R-20-5768	RES, CHIP, 10K, 1/8W, 5X	65940	MCR18-10K-5PCT
R4	R-20-5768	RES, CHIP, 10K, 1/8W, 5%	65940	MCR18-10K-5PCT
RS	R-20-5841	RES, CHIP, 150 OKH, 1W	56235	2021CPx151J
86	R-20-5837	RES, CHIP, 39 ONH, 14	56235	2021 CP x390J
R.7	R-20-5787	RES, CHIP, 330 OHM, 1/84, 5x, 200V	65940	MCR18-330-5PCT
88	R-20-5783	RES, CHIP, 150 OHM, 1/8W, 5x, 200V	65940	MCR18-150-5PCI
R9	R-20-5787	RES, CHIP, 330 OHM, 1/8W, 5%, 200V	65940	MCR18-330-5PCT
810	R-20-5764	RES, CHEP, 100 0HM, 1/8W, 5%	65940	MCR18-100-5PCT
R11	R-20-5787	CHIP, 330 OHM, 1/8W, 5X,	200V 65940	MCR18-330-5FtT
R12	R-20-5771	RES, CHIP, 10 OHM, 1/84, 5x, 200V	65940	MCR18-10-5PTT
R13	R-20-5776	RES, CHIP, 33 OHM, 1/8W, 5X, 200V	65940	MCR18-33-SPCT
814	R-20-5787	RES, CHIP, 330 OHM, 1/8W, 5%, 200V	200v 65940	MCR18-330-5PC7
R15	R-20-5786	RES, CHIP, 270 OHM, 1/8W. 5X, 200V	65940	MCR18-270-5PL3
R16	R-20-5788	RES, CHIP, 390 OHH, 1/84, 5x, 200V	65940	MCR18-390-5/07
R18	R-20-5771	RES, CHIP, 10 OHH, 1/8W, 5%, 200V	65940	MCR18-10-5PC1
R19	R-20-5776	RES, CHIP, 33 DHM, 1/8W, 5X, 200V	65940	MCR18-33-5PCT
R20	R-20-5787	RES, CHIP, 330 OHM, 1/6W, 5%, 200V	65940	MCR18-330-5PC1
R21	R-20-5784	RES, CHIP, 180 OHM, 1/84, 5%, 2009	65940	MCR18-120-5203
R22	R-20-5784	RES, CHIP, 180 OHM, 1/8W, 5%, 200V	65940	MCR18-140-5PCT
R23	R-20-5788	RES, CHIP, 390 OHM, 1/84, 54, 200V	65940	MCR18-390-5PCT
R24	R-20-5771	RES, CHIP, 10 OHM, 1/8W, 5%, 200V	65940	MCR18-10-5PC1

.

Figure 7-8

404389,	CHANNEL "C" ASSI	404389, CHANNEL "C" ASSY., 1.3 GHZ (CONT'O)	2 2005	0. / 2
REF. DES16.	RACAL-DANA P/N	DESCRIPTION	FSC	FG. P/N
R25	R-20-5776	RES, CHIP, 33 OHR, 1/8W, 5%, 2007	65940	MCR18-33-5PCT
R26	R-20-5787	RES, CHIP, 330 OHM, 1/8W, 5%, 2007	65940	MCR18-330-5PCT
R27	R-20-7049	POT, 20K	73138	72XLR20K
R28	R-20-5788	RES, CHIP, 390 OHM, 1/8W, 5x, 200V 06540	06540	MCR18 - 390 - 5P CT
R29	R-20-5813	RES, CHIP, 100K, 1/84, 5X, 200V	06540	MCR18-100K-5PCT
R30	R-20-5771	RES. CHIP. 10 OHM. 1/84. 5x, 200V	06540	MCR18-10-5PCT
R31	R-20-5774	RES, CHIP, 22 OHM, 1/8W, 5%, 200V	06540	MCR18-22-5PCT
R32	R-20-5785	RES, CHIP, 220 OHM, 1/84, 5X, 200V 06540	05540	MCR18-220-5PCT
R33	R-20-5794	RES, CHIP, 1-5K, 1/84, 5%, 2009	06540	MCR18-1.5K-5PCT
R34	R-20-5794	RES. CHIP, 1.5K, 1/84, 5%, 200V	06540	MCR18-1.5K-5PCT
R35	R-20-5810	RES, CHIP, 56K, 1/8W, 5%, 2009	06540	MCR18-56K-5PCT
R36	R-20-5771	RES, CHIP, 10 OHM, 1/84, 5%, 2007	06540	MCR18-10-5PCT
R37	R-20-5779	RES, CHIP, 56 OHM, 1/8W, 5X, 200V	06540	MCR18-56-5PCT
R.38	R-20-5810	RES, CHIP, 56X, 1/84, 5X, 200V	06540	MCR18-56K-5PCT
R39	R-20-5770	RES, CHIP, 1H, 1/8W, 5X, 200V	06540	MCR18-1M-5PCT
R41	R-20-5799	RES, CHIP, 4.7K, 1/8W, 5%, 200V	06540	HCR18-4.7K-5PCT
842	R-20-5799	RES. CHIP. 4.7K, 1/8W, 5%, 200V	06540	MCR18-4.7K-5PCT
R44	R-20-5792	RES. CHIP, 1K, 1/84, 54, 2004	06540	MCR18-1K-5PCI
R45	R-20-5783	RES, CHIP, 150 OHM, 1/8W, 5x, 200V 06540	06540	MCR18-150-5PCT
R46	R-20-5775	RES, CHIP, 27 OHM, 1/84, 5X, 200Y	06540	MCR18-27-5PCT
R47	R-20-5775	RES, CHIP, 27 OHM, 1/84, 51, 200V	06540	MCR18-27-5PCI
R48	R-20-5775	RES, CHIP, 27 OHM, 1/84, 5%, 200V	06540	MCR18-27-5PCT
849	R-20-5775	RES, CHIP, 27 OHM, 1/BW, 5%, 200V	06540	MCR18-27-5PCF
R50	R-20-5765	RES, CHIP, 470 OHM, 1/BW, 5%, 200V 06540	06540	MCR18-470-5PCT
			,	

404389, CHANNEL "C" ASSY, 1.3 GHZ (CONT'D)

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

- 52/104	401725 - PCB ASSY., HOTHERBOARD	NERBGARD Figure /-12	-12 ×				
REF DF S 16.	RACAL -DAMA	DESCRIPTION	FSC	7F.G.	REF DES1G.	RACAL -DANA P/N	DESCRIPTION
7.5	110215	CAP, TANTA, 1.5 MFD, 25V, 10X	80031	41GS155A025KlA	023	100062	CAP, CERAM, .01 MFB, 100V, 10%
2	11011	CAP. TARTA, 10 MED, 35V, 20X	05.397	T354G106M035AS	(21	100062	CAP. CERAM, .01 MFD, 100V. 10%
63	100062	CAP, CERAM01 MFD, 100V, 1DX	72982	8121-100W5R0- 103K	693	100062	CAP CFRAM. 01 MFO. 100V, 10%
cs	110151	CAP, TANTA, 10 MFD, 35W, 20%	05397	T354G106M035AS	3		
90	110151	CAP. TANTA, 10 MFD, 35V, 20%	05397	T354G106M035AS	(2)	100062	CAP, CERAM, .01 MFD. 100V, 10X
(2)	110126	CAP, TANTA, 6.8 HFD, 35V, 20X	761.50	1.155F685MU35A5	C24	100062	CAP, CERAM, OI MED, 100V, 10%
63	100062	CAP, CERAM, .01 MFD, 100Y, 10%	72982	8121-100W5R0- 103K	7.0	100062	ŀ
5	100062	CAP, CERAM, DI MFD, 100V, 10X	72982	8121-100W5R0-	3		
3			00001	103K	C26	100062	CAP, CERAM, .01 MFD, 100V, 10%
010	100062	CAP, CERAM, .01 MFD, 100V, 10%	7867/	103K	763	100062	CAP CERAH, DI MED, 100V, 10%
(1)	100067	CAP (FRAM. 01 NFD, 100V, 10%	72982	8121-100W5R0-	3	700001	
•				103K	C28	100062	CAP, CERAM, .01 MFD, 100V, 10%
C12	110151	CAP. TAKTA, 10 MFD. 35V. 20%	05397	T354G106M035AS			
CD3	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100W5RU- 013K	623	100062	CAP, CERAM, .01 MFO, 100V, 10%
C14	110126	CAP, TANTA, 6.8 MED, 359, 20%	05397	T355F685M035AS	200	100062	CAP, CERAM, .01 MFD, 100V, 10X
C15	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	153	100062	CAP, CERAM01 PF0, 100V, 10%
C16	100062	CAP, CERAM, .01 MFD, 100V, 10x	72982	8121-100-W5R0- 103K	263	100062	CAP. CERAM, .01 MFB, 1009, 10%
c17	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5RU- 103K	C33	100062	CAP. CERAMDI MFD, 100V, 10%
C18	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	8121-100-W5R0- 103K	C34	100062	CAP, CERAM, .01 MFD, 100V, 10x
613	100062	CAP, CERAR, .01 MFD, 100V, 10%	72982	8121-100-W5RU- 103K	C35	100062	CAP, CERAM, .01 MF0, 100V, 10%

100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 d131-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3131-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415 100062 CAP, CERAM, .01 MF0, 100V, 10x 72982 3121-380-415
CAP, CERAM, .01 MF0, 100V, 10% 72982 5121.138 103. CAP, CERAM, .01 MF0, 100V, 10% 72982 5121.138 103. CAP, CERAM, .01 MF0, 100V, 10% 72982 6121.138 103. CAP, CERAM, .01 MF0, 100V, 10% 72982 6121.138 103. CAP, CERAM, .01 MF0, 100V, 10% 72982 6121.138 103.
CAP, CERAM, .01 MF0, 1009, 10X 72982 5121-1304-A-1034, CAP, CERAM, .01 MF0, 1009, 10X 72982 1038-1308-A-1038, .01 MF0, 1009, 10X 72982 1038-A-1038-A-1038-A-1038, .01 MF0, 1009, 10X 72982 1038-A-1038-A-1038-A-1038-A-1038
CAP, CERAM, .01 MFD, 100V, 10X 172952 6121-136-ns-103h, CAP, CERAM, .01 MFD, 100V, 10X 172952 (6121-136-ns-103h, 10X) (CAP, CERAM, .01 MFD, 100V, 10X 10X 103h, 10X
CAP, CERAM, .01 MF 0, 100V, 10% 72982 4321-136-47-153. 1031-136-47-1531-156-47
CAP, CERAM, .01 MFO, 100V, 10# 72832

(0.1HD)
MOTHERBOARD (
PCB ASSY.,
. P.
401725

¥	
7-12	
Figure	,

ASSY.	
. P.G	
401725	

_
(0.IN
(CONE
OARB
THERBOA
£
•

....

12	
e 7-	
gur	
Œ.	

REF RAI OCS16. 100 C37 100 C38 10	RACAL -DANA P/N				-			_	
	P/X		Jya	MG.	REF DESTG.	RACAL -DANA P/N	DESCRIPTION	FSC	**/d
	7gnnn1	CAP, CERAM, .01 HFD, 100V, 10X	72982	8121-100-W5R0- 1038	C54	100062	CAP, CERAM, .01 MFD, 100V. 10%	72982	8121-1081-477 1033.
	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100~W5R0~	C55	100062	CAP, CERAM, .01 NFD, 100V, 10%	72932	8121-130-44-7- 1038
	6.00	CAD CEDAR NI MED 100V 10%	72982	8121-100-W5W0-	0.56	110151	CAP, TANTA, 10 MFD, 35V. 20%	05397	LJSAGIĢEMII.
•	100062			103K	(5)	110151	CAP, TANTA, 10 MFD, 354, 20%	05397	T354G135MC35
C39 10	100062	CAP, CERAM, -01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C58	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	912! -1345-45 1038
C40 11	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T354G106M035AS	650	100062	CAP, CERAM, -01 MFD, 100V, 10%	72982	8121-150-45"
C41 11	110151	CAP, TANTA, 10 NFB, 35V, 20X	05397	T354G106M035AS				0000	411111111111
C42 10	100062	CAP, CERAM, .01 MFD, 100Y, 10X	72982	8121-100-W5K0- 103K	090	100062	CAP, CERAM, .01 MF D, 100V, 10%	16306	103%
263	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K	C61	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-1031-471 1038
7.	100062	CAP CERAM. 01 MFD. 100V, 10%	72982	8121-100-W5R0-	293	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	135461067051
	70000			103K	C63	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-155455
C45 11	110151	CAP, TANTA, 10 MFO, 35V, 20X	05397	T354G106M035AS					
	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-9580- 103k	C64	100062	CAP. CERAM01 MFD. 100V. 10X	72932	3172 - 100#54 1934
_	2000	CAS CERRA OF MED 100V 10X	72982	8121-100-W5R0-	593	110126	CAP, TANTA, 6.8 MFD. 35V, 20X	05397	T355F545W354
	790001		COOCE	103K	990	100133	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	72982	8131.P.(5)- 651-1044
C48	100062	CAP, CERAM, .01 M U, 100V, 10X	7067/	103K	C67	100133	CAP, CERAM, .1 MFD. LOW PROFILE. 20%	72982	813117-1011
C49 110	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121~100~W5RO~ 103K	688	110126	CAP. TANYA. 6.8 MFD. 35V, 20%	05397	1355FB#SW:25
CS0 10	100062	CAP, CERAM, .01 MFD, 100V. 10X	72982	8121-100-W5R0- 103K	693	100062	CAP, CERAM, .DI MFD, 100V, 10X	72982	8121 NOWS-6-
1 10	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121~100~W5R0- 103K	C70	100062	CAP, CERAM, .01 MFD. 100V. 10%	72982	8121 - 19449-17
C52 1	100062	CAP. CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5RO- 103K		100062	CAP, CERAM01 MFD. 100V. 10%	72982	5121-1804-152- 1031
C53	110151	CAP, TANTA, 10 MFD, 35V. 20x	05397	T354G106M035A5			tan-Cara	-0	

401725 - PCB ASSY., HOTHERBOARD (CONT'D)

¥
7-12
Figure

(C.JNOO)	
HOTHERBOARD	
ASSY.,	
- PCB	
401725	

7-12
Figure
11

	REF RACAL-DANA DESCRIPTION	CB9 110218 CAP, TANTA, 47 MFD, 20V, 20X	C90 110218 CAP, TANTA, 47 HFD, 20V, 20X	C91 100062 CAP, CERAM, .01 MFD, 100V, 10X	C92 110217 CAP, AE, 1000 MFD, 35V, RADIAL	C93 110217 CAP, AE, 1000 NFD, 35V, RADIAL	C94 110214 CAP, AE, 10000 MFD, 16V	C95 110214 CAP, AE, 10000 MFO, 16V	C96 100062 CAP, CERAM, .01 MED. 100V, 10%	C97 100062 CAP, CERAM, .01 MFD, 100V, 10X	C98 100062 CAP, CERAM, .01 MFD, 100V, 10X	C99 110151 CAP, TANTA, 10 MFD, 35V, 20%	C100 100062 CAP, CERAM, .01 MF0, 100V, 10X	C101 100062 CAP, CERAM, .01 MFD, 100V, 10x	C102 100062 CAP, CERAM, .01 MF.D, 100V, 10X	C103 100062 CAP. CERAM01 Mf D. 100V, 10X	C104 110151 CAP, TANIA, 10 NFD, 35V. 20%	C105 100062 CAP, CERAM, .01 MFD, 10UV, 10X
		8121-100W5R0- 103K	8121-100W5R0- 103K	8121-100W5R0- 103K	8121-100W5RU- 103K	8121-1004540- 103K	8131LP-100- 651-104M	8131LP-100- 651-104M	LJ55F685M0 J5A5	813111'-100- 651-104M	8121-100-W5R0- 103K	T355F685M035AS	8131LP-100- 651-104M	8121-100-W5R0- 103K	8121-100-W5M3- 103K	8121-100-45R0- 103K	T355F685M035AS	1355F685M035A5
2	FSC P/M	72982 8121 103K	72982 8121 1038	72982 8121	72962 8121	72982 812	72982 813 651	72982 813	05397 [35	72982 813 651	72982 812 103	05397 135	72982 813 651	72982 8121 103K	72902 812	72942 8121 103K	05397 135	05397 [35
CALLED TOWNS AND THE STATE OF T	DESCRIPTION	CAP, CERAK, .01 MF0, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 HFD, 100W, 10%	CAP, CERAM, JD1 MED, 100V, 10%	CAP, CERAM, .01 WFD, 100V, 10X	CAP, CERAM, .1 MFD, LOM PROFILE, 20X	CAP, CERAM, 1 NFD, LOW PROFILE, 20X	CAP. TANTA, 6.8 MFD, 35V, 20X	CAP, CERAM, .1 MFD, LUM PROFILE, 20%	CAP, CERAM, .D1 MFD, 100V, 10%	CAP, TANTA, 6.8 MFD, 35V, 20%	CAP, CERAM, 1 MFD, LOM PROFILE, 20%	САР, СЕВАН, 201 НГО, 1004, 10х	CAP, CERAH, .01 MFB, 100V, 10X	CAP, CERAH, .01 MFO, 100V, 10%	CAP, TANTA, 6.8 MFD, 35V, 20%	CAP. TANTA, 6.8 MTO, 35V, 20X
5.155	RACAL -DAWA	290001	100062	100062	100062	100062	100133	100133	110126	100133	100062	110126	100133	100062	100062	100062	110126	110126
- 67/10#	REF DES1G.	2/3	C73	C74	675	676	(1)	678	679	080	C81	C82	C83	C84	C85	686	C87	C88

8	466	1	2
v		*	***

×

Figure 7-12

401725 ~ PCB ASSY., MOTHERBOARD (CONT'D)

1725 - F	PCB ASSY., HOTHI	PCB ASSY,, NOTHERBOARD (CONT'D) Figure	3-12	×
ZEF S16.	RACAL -DAVIA	DESCRIPTION	FSC	¥. 8 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 ×
9010		CAP, CERAM, .01 MED, 100V, 10X	72902	8124 103K
C107	110151	CAP, TANTA, 10 MEO, 35V, 20%	05397	1354
0103	100062	CAP, CERAH, .01 MED, 100V, 10X	72962	8121 103K
6010	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121 103K
C110	110151	CAP, TANTA, 10 MFD, 35V, 20X	05397	F354
C1113	110151	CAP, TANTA, 10 MFO, 35V, 20X	05397	1354
2113	100062	САР, СЕВИН, ,01 МГО, 100У, 10х	72982	8121 103K
C113	290001	CAP. CERAM, ,01 MFD, 100V, 10X	72982	103K
C114	100062	CAP, CERAM, ,01 MFO, 100V, 10X	72982	8121 103K
C115	100062	CAP, CERAM, ,01 MED, 100V, 10%	72982	8121 103x
C116	100062	CAP. CERAH, ,01 HFD, 100V, 10%	72982	8121 1039
C117	110151	CAP, TANTA, 10 MFO, 35V, 20%	05397	1354
C118	100062	CAP, CERAM, ,01 MED, 100V, 10%	72982	812 103
6119	110219	CAP. AE, 3300 MFD, 16V, 20X	80031	347
C120	100062	CAP, CERAH, ,01 MFO, 100V, 10%	72982	103
1213	100062	CAP, CERAM, ,01 MFO, 100V, 10%	72982	812
C122	100062	CAP, CERAM, .01 MFD, 100V, 10x	72982	812
C123	290001	CAP, CERAM, ,01 MFO, 100V, 10%	72982	812

	RACAL -DAVIA	ES CRIPTION	FSC	₩6, P/N	REF DES 16.
	100062	CAP, CERAM, .01 MED, 100V, 10X	72902/	8121 -100 - W5RO - 103K	CT24
	110151	CAP, TANTA, 10 PF 0, 35V, 20X	05397	[354G106M035A5	C125
Ī	100062	CAP, CERAH, .01 MFD, 100V, 10X	72962	8121-100-4580- 103K	0126
	100062	CAP. CERAM, .01 MFO, 100V, 10%	72982	8121-100-₩580- 103K	C127
	110151	CAP, TANTA, 10 MFD, 35V, 20X	05.397	T354G106M035AS	C128
	110151	CAP, TANIA, 10 MFO, 35V, 20%	05397	T354G106M035AS	C129
	100062	CAP, CERMH, .01 MFO, 100V, 10X	72982	8121-100-W5R0-	
	100062	CAP, CERAM, ,01 MFD, 100V, 10X	72982	9121-100-4510-	5
		And the state of t		103K	C131
	100062	CAP, CERAM, ,01 MFO, 100V, 10x	72982	8121-100-45RO- 103K	C132
	100062	CAP, CERAM, ,01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	6133
	100062	CAP. CERAM, ,01 HFD, 100V, 10%	72982	8121-100-M5RO- 103K	
Ì	110151	CAP, TANTA, 10 MF0, 35V, 20%	05397	T354G106M035AS	t CI3
To hande of the last	100062	CAP, CERAM, ,01 MED, 100V, 10%	72982	8121-100-W5R0- 103K	c135
	110219	CAP, AE, 3300 HFD, 16V, 20X	10008	3476KL332M016	C136
	100062	CAP, CERAH, ,01 NFO, 100V, 10%	72982	8121-100-WSR0- 103K	C137
***************************************	100062	CAP, CERAM, ,01 MFO, 100V, 10X	72982	8121-100-W5R0- 103K	C138
	100062	CAP, CERAH, .01 MED, 100V, 10x	72982	8121-100-95R0- 103K	C139
_	290001	САР, СЕКАН, ,01 МFO, 100V, 10%	7,2982	8121-100-W5R0- 103K	
				A	

REF DES16.	RACAL-DANA P/N	ICSCRIPTION	FSC) N/d
.124	100062		Date	103k
C125	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	8121-104 -27.7. 100
C126	100062	САР, СЕКАМ, .01 МГО, 100М, 10%	72982	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
C127	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-131-414
C128	110151	CAP, IANIA, 10 MFD, 35V, 20X	06397	132-010-11.00
C129	100062	САР, СЕВАМ, "01 №0, 100V, 10%	72982	
0.130	100062	CAP, CTRAM, .01 MPp, 100V, 10X	2352	
C131	100062	CAP, CERAM, ,01 MFD, 100V, 10%	72982	812]-755-57-7
C132	100062	CAP, CERAM, .01 MFD, 10.V, 10%	72982	812; -182-41; 185K
C133	100062	CAP, CERAM, .01 MF0, 100V, 10X	72932	8121-300-459.:- 103X
C134	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	8121-100-45°
C135	100062	CAP, CERAM, ,01 MFD, 100V, 10%	72992	3121-165-**- 103x
C136	100062	CAP, CERAH, ,01 MFD, 100V, 10X	72982	8121-125 - 135 - 135 - 130 s
C137	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-130-45#>- 103k
C138	100062	CAP. CERAM, .01 MED, 100V, 10%	72962	8121-100557:
C139	100062	CAP. CERAM, .01 MF0, 1008, 10%	7367	

(COXL)
MUTHERBOARD
ASSY.,
ž.
1725

ኧ	
7-12	

•
(CON
M) THE RISOARD
-
ASSY.
B
- 1
401725
9

~~

,
F-,
14
5
70.0
-
ς.
120
Lan.

401725 -	PCB ASSY., MOTI	401725 - РСВ ASSY., МОТИЕВВОЛЯВ (СОИТ"D) Figure 7-12	.12 K	war.	401725 - 1	401 <i>7</i> 25 - PCB ASSY., MITHLENDORU	L KINDAKE
REF	RACAL -DAWA	DESCRIPTION	FSC	#6,	REF DESIG.	RACAL - DANA P/N	DESCRIPT
C140	100062	CAP, CERAM, .01 MF0, 100V, 103	72982	8121-100-W5RU- 103K	C157	290001	CAP, CER
1810	100062	CAP. CERAM 01 M 0, 100V, 10x	72982	8121-100-W5HU-	C158	110151	CAP, TAN
7	3			103K	C159	100062	CAP, CER
C142	130171	CAP, TRIMER, CERAM, 5-25 PFO, 250V	56289	GKU25000			
C143	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-W5KU- 103K	C160	100062	CAP, CER
C144	100065	CAP, CERAM, .0022 MFD, 1000V, 10x	71590	00222	1913	100062	CAP, CER
C145	100062	CAP, CERAM, .01 M°O, 100V, 10X	72982	8121-100-W5KU- 103K	C162	100116	CAP, CER
1146	100062	CAP. CERAH01 MF0, 100V, 10%	72982	8121-100-W5KU-	C163	100142	CAP, CER
		water, and the state of the sta		103K	C164	100071	CAP, CEF
C147	100062	CAP, CERAM, .01 W D. 100V, 10%	72982	8121-100-4540-	5913	110151	CAP, TAN
C148	100062	CAP, CERAM, .01 MFB. 100V. 10%	72982	8121-100-4000-	01166	100062	CAP, CES
C149	130094	CAP, MICA, 220 PF0, 500V. 5x	72136	SCDM10-221J	C167	100062	GP, GE
C150	130094	CAP, MICA, 220 PFO, 500V, 5%	72136	SCOMIO-221J	0168	110151	CAP, TAI
C151	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-W5RU- 103K	6913	100062	CAP, CEF
. C152	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-W5R0- 103K	0710	100062	CAP, CEI
C153	100062	CAP, CERAH, .01 MF0, 100V, 10%	72982	8121-100-W5KU- 103K	C171	100062	CAP, CE
. C154	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5KU- 103K	C172	100062	CAP, CE
C155	100106	CAP, CERAM, 100 PFD, 1000V, 10%	56289	10-15-110	0173	100116	CAP, CE
C156	290001:	CAP, CERAM, .01 MF 0, 100V, 10X	72982	8121-100-W5HU- 103K	C174	100062	CAP, CE

REF DESIG.	RACAL - DANA P/N	DESCRIPTION	FSC	₩.6. ₽/N
C157	100062	CAP, CERAM, .01 MFD, 100V. 10%	72987	8121 - 120 - 474 - 103k
C158	110151	CAP, TANTA, 10 MFO, 35V, 20%	05397	13545106×C35~3
C159	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	4121-100-459U 1038
0160	100062	CAP, CERAM, .01 HFO, 100V, 10X	72982	3121-135-45* 103%
1917	100062	CAP, CERAM, .01 MFO. 100V, 10%	72982	3121-400-400
C162	100116	CAP, CERAM, 500 PFO, 100 V. 20X	56289	
C163	100142	CAP, CERAM, 82 PFD, 100V, 5x	05397	G20042013E +
C164	10001	CAP, CERAM, , CO1 MFD, 1000V. 20%	56289	(025310že.; W
C165	110151	CAP, TANTA, 10 MFD, 35V, 20X	05397	135477.05014.1
010	100062	CAP, CERAM, .01 M'D. 100V. 10%	72982	
C167	100062	CAP, CERAH, .01 MFD, 100W. 10x	72982	\$121-(00-400) 1038.
C168	110151	CAP, TANTA, 10 MFD. 35V. 20X	05397	1359G105815
C169	100062	CAP, CERAM, JOI MFD, 1004, 10X	72982	8121-100-44
0110	100062	CAP, CERAM, JOI MFD, 100V, 10%	72982	8171 (20 - 20 - 20 - 20 - 20 - 20 - 20 - 20
C171	100062	CAP, CERAM, JOI MEO, 100W, 10%	72932	8121-1005-:- 1038
C172	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-*5-5- 103K
C173	100116	CAP, CERAM, 500 PFB. 1000V. 20%	56289	C0238102:501
C174	100062	CAP, CERAM, .01 MFO, 100V, 10%	72932	8121-100-#588- 1036.
_				

REF DES 16.	RACAL - DANA	OC S CR IP Y I ON	+SC	M 6.	REF DES16.	RACAL "DAWA P/N	DESCRIPTION	FSC	₩.G. P/N *
£175	100062	CAP, CERAM, ,01 MFD, 100V, 102	72982	18121-100-W5H0-	CR14	211083	0100E, STC1C0	81349	1.49153
				103K	CR15	211083	DIODE, SILICO	81349	139162
C176	100124	CAP, CERAM, 330 PFD, 1KV, 20X	56289	CU23u1U2t331M	CR16	211083	0100E, 51,100	81349	139162
(177	100062	CAP, CERAM, .01 MFB, 100V, 10%	72982	8121-100-₩5KU- 103K	CR17	211083	0100E, SIL1CO	81349	119556
C178	100062	CAP, CERAM, 01 MFD, 100V, 10%	72982	- เชา21 - 100 - พรหบ	CR13	211083	0100€, \$11.100	H1344	90(54.:
				103K	CR19	211083	D100E, \$1L1CO	81349	lasies
6713	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121~100~W5R0~ 103K	CR20	210004	0100€, 511.00	61345	1977
C180	100062	CAP. CERAM 01 MFD. 100V. 10%	72982	8121-100-4580-	CR21	210102	DIODE, VARACTOR, SILICO	04713	W110.32
		A STATE OF THE STA		103K	CR22	220099	DIODE, ZENER, 4,7V	04713	1459328
C181	100062	CAP, CERAM, .01 MFB, 100V, 10X	72982	8121-100-W5/W-	CR23	211083	DIODE, SILICO	61349	1.03160
					CR24	220012	DIODE, SILICO, ZENER	81349	266461
G.1	. 230551	IC, VOLTAGE REFERENCE	24355	ли589JH	CR25	220012	DIODE, SILICO, ZENER	81349	189550
CRZ	211083	D100E, 51L1C0	01.149	Inylon	CR 26	220101	010DE, ZEMER, 3.3V, 5%	04713	135 period
CRJ	550032	DIODE, ZEWER, DUAL, 18V	SEE NOTE 1 TABLE 7.1	1 0M503CC1005P	13	920930	FUSE, NORMAL BLO, 6A, 250V	75915	312006
CR4	220100	DIODE ARRAY, 11 ZENERS, SIP, 6-2V	SEE NOIE 1 TABLE 7.1	1 UM512CC1005P	F2	920930	FUSE, NORMAL BLO, 6A, 250V	75915	312006
CRS	210004	0100E, SILICO	81349	184004	1.0	601192	CONNECTOR, PCB, 34P	52072	55-982-580-KD
CR6	210004	0100E, S1L1C0	81349	114004	32	600798	CONNECTOR, PLUG, 3P	27264	09-13-5031
CR7	211083	0100E, SILICO	01349	119164	14	601221	CONNECTOR, EDGE, RECEPT., 20P	71735	50-2058-4
CR3	230594	IC, FULL MAVE RECT. BRIDGE	11111	VH148	. 65	601214	CONNECTOR, EDGE, RECEPT, 72P	57820	BCR38 - 6:4, - ::
CR3	- 210004	0100€, \$11,100	01349	144004	310	601221	CONNECTOR, EDGE, RECEPT, 20P	71755	50-2354-4
CR10	210004	0100E, S1L1C0	81349	114004	117	601217		00779	y-356.28
CRII	210004	B100E, S1L1C0	81349	1n4004	312	601217	CONNECTOR, P.R., PLUG, 15P	677700	9.350267.3
CR12	211083	0100E, 511,100	81349	lngles	.113	601218	CONNECTOR, PWR, PLUG, 6P	00779	3-50033
CR13	211001	A 1 1 1 00	111 1411		*				

7-12
Figure

401725 - PCB ASSY., MOTHERBOARD (CORT'D)

×

•	
	•

CA-205-F50-6C

583527 -1

601208-012 601208-013

21793 21793 52072 00779

CONNECTOR, PCB, PLUG, 30P

601208-013

315

600947 920734

CONNECTOR, PCB, PLUG, SP

601208-012

114

DESCRIPTION

RACAL -DAWA P/N

REF DES 1G.

7. 7. €.

FSC

CA-205-15U-BC

227161-2

CONNECTOR, BMC, PC MOUNT

SOCKET, 1C, 20P

600947

601231

3203

CONNECTOR, BMC, PC MOUNT

227161-2

553811-3

227161-2 227161-2 227161-2 227161-2

COMMECTOR, BNC, PC MOUNT

CONNECTOR, BNC, PC MOUNT

601231

3209

CHOKE, PF, 1,00 VH, 10X CHOKE, RF, 1.00 VH, 10X

CONNECTOR, BNC, PC MOUNT CONNECTOR, BNC, PC MOUNT

CONNECTOR, CP18, 24P

601253

J204 J205 J206

601231

601231

3207

601231

3208

9230-20 9230-20 9230-20

76493 76493 VNIOKM

17856

76493

CHOKE, RF, 1.00 VH, 10%

310051

27

2

310051

 $\vec{\;}$

TRAKS, N-CHAN, MOS FET

TRANS, PNP

200299

5 8

S

200295

2N3906 2N3904

04713

601208-010

601208-011

601208-010

21793 21793 21793 21793 22072 00779 00779 00779 00779

CONNECTOR, PCB, PLUG, 2P CONNECTOR, PCB, PLUG, 2P CONNECTOR, PCB, PLUG, 4P

601208-010

J20 J21

601208-011

601208-010

317

SOCKET, 1C, 20P SOCKET, 1C, 14P

â,	
CONT	
ARD	•
OARI	

Figure 7-12

REF DES1G.	RACAL - DANA P/N	DESCRIPTION	150	#16.
8	200068	TRAMS, PMP	86131	244725
92	200068	TRANS, PWP	60131	24.50
8	200298	TRANS, NPM	02733	4,000
0,1	200252	TRANS, J-FET	23014	7,070
85	200296	TRANS, P-CHAN, J-FET	17856	7 32 34 34 34 34 34 34 34 34 34 34 34 34 34
8	200298	TRANS, MPM	04713	7. P.
010	200278	TRANS, PAR, SCR	04713	196961
110	200278	TRANS, PWR, SCR	04713	2,6204
912	200258	TRANS	07263	25,1912
013	200258	TRAMS	07263	
014	200298	TRANS, NPN	04713	206262
915	200298	TRANS, NPH	04713	24355
910	200068	TRANS, PHP	80131	255472
RI	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RCOVERIED.
R2	000103	RES, CARBON, 10K, 5%, 1/4W	8,349	The state of the s
R3	000112	RES. CARBON. I.IK, 5%, 1/4W	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	X-111 3
R4	000104	RES, CARBON, 100K, 5%, 1/44	\$ 15 E	A In
RS	000100	RES, CARBON, 1M, 5%, 1/4W	81349	409 W 1924
R6	000474	RES, CARBOM, 470K, 5%, 1/44	81349	400764:330
8.7	000225	RES, CARBON, 2.2M, 5%, 1/4%	81349	R007W755
R8	012004	RES, METAL, 4-12K, 1%, 1/8W	81349	٠٠٠٠٠ دو٠٠٠
R9	000472	RES, CARBON, 4.7K. 52, 1/43	81349	
R10	000101	RES. CARBON, 100 OHM, 5%, 1/4W	63349	
R111	010392	RES, METAL, 2UK, .1%, 1/84	975 97 995 905 905	9,000,000

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

 $\boldsymbol{\varkappa}$ Figure 7-12

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

Figure 7-12

REF DES 16	RACAL -DANA P/N	OESCRIPTION	353	₩G. P/N	REF OES1G.	RACAL -DANA P/N	DESCRIPTION	FSC	7 G.	7
R12	215000	RES, CARBON, 5.1K, 5%, 1/4W	81349	RC076F512J	R36	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC0701477.	
813	000101	RES. CARBON, 100 ONH, 5X, 1/4W	01349	RC0/G 101.3	1037	201000	RES, CARBON, IK, 5%, 1/4W	**************************************	distribution	
814	010392	RES. PETAL, 20K, .1x, 1/8W	81349	RN55C2002B	R38	000333	RES, CARBON, 33K, 5K, 1/4W	81349	- 469/th 535	
R15	000512	RES. CARBON, 5,1K, 5X, 1/44	81349	RC07GF512J	R39	000470	RES, CARBON, 47 OHM, 5x, 1/4W	81349	RIO151 4.7.	;
816	010086	RES, METAL, 9,53K, 1/X, 1/4W	81349	RN6009531F	R40	101000	RES, CARBON, 100 0HM, 5%, 1/44	81349	KOSTA 1.1.	. 1
R17	010385	RES, NETAL, 19.1K, 1%, 1/4W	81349	RN6001912F	841	010123	RES, NETAL, 23.7K, 1%, 1/8W	81349	RABACTO	
818	000221	RES, CARBON, 220 ONH, 5%, 1/4W	81349	RC07GF221J	R42	010125	RES, NETAL, 16.2K, 1%, 1/4%	81349	Kheddiele	
819	010086	RES, METAL, 9.53K, 1X, 1/4W	81349	RN6009531+	843	000470	RES, CARBON, 47 OHM, 5x, 1/44	5-10 10 10	* 55 5 7 5 10 1	į
R20	010385	RES, NETAL, 19-1K, 1X, 1/4W	81349	RN60D1912F	R44	001881	RES, CARBON, 10 OHM, 5%, 1W	81349		
R21	000222	RES, CARBON, 2.2K, 5X, 1/4W	81349	RC076F222J	R45	001881	RES, CARBON. 10 OHM, 5%, 14	51343		
R22	229000	RES, CARBON, 6-2K, 5x, 1/4W	81349	RC076F622J	R46	000681	RES, CARBON, 680 OHM, 54, 1/44	81345	Religion 2.1.	
R23	000331	RES, CARBON, 330 ONH, 5%, 1/44	81349	RC076F331J	847	000432	RES, CARBON, 4.3K, 5%, 1/4W	81348	* ACO755131.	
R24	000472	RES, CARBON, 4.7K, 5X, 1/4%	81349	RC07GF472J	R48	010631	RES, METAL, 10.2K, 1%, 1/8W	81349	8.555.1677	
R25	000101	RES, CARBON, 100 ONH, 5%, 1/4W	81349	RC07GF101J	R49	000681	RES, CARBON, 680 OHM, 5%, 1/4W	81349	A COLUMN TO THE STREET	
R26	000470	RES, CARBON, 47 OHM, 5%, 1/4W	81349	RC076F470J	R50	000432	RES. CARBON, 4.3K. 5%. 1/4W	31345	2017/2009	
R27	000331	RES, CARBON, 330 OHM, SX, 1/4W	81349	RC076F331J	R51	010631	RES, METAL, 10.2K, 11. 1/84	8:343	A CONTRACT	
R28	201000	RES, CARBON, IK, SX, 1/44	81349	RC07GF102J	R54	000681	RES, CARBON, 680 OHM, 5x, 1/4W	81349	R. 25737 57. 3	
R29	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC076F103J	855	000681	RES. CARBON, 680 OHM, 5%, 1/4W	61343	8007075	
R30	000432	RES, CARBON, 4.3K, 5X, 1/4W	81349	RC07GF432J	R56	000510	RES, CARBON, 51 OHM. 5%, 1/4W	74.55.00	. 300705	
R31	000103	RES, CARBON, 10K, 5x, 1/4W	81349	RC076F103J	R57	101000	RES, CARBON, 100 OHM. 5%. 1/4W	93349	, A.O.O.O.T.1.1	
832	000472	RES, CARBON, 4.7K, SX, 1/4W	81349	RC076F472J	R58	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	. 7.20.5.	*
R33	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC076F472J	R59	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81379	300062	. 1
R34	000472	RES, CARBON, 4.7K, 5%, 1/44	81349	RC07GF 472J						
R35	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC076F104J						

; ; ; ;

.7

401725 +	PCB ASSY., MO	401725 - PCB ASSY., MOTHERBOARD (CONT.O) Figure 7	7-12 K		401725 -	PCB ASSY,, MOI	401725 - PCB ASSY., MOTHERBOARD (CONT'O) Figur	Figure 7-12	X.
REF DES1G,	RACAL -DAWA	DESCRIPTION	FSC	hFG. p∕n	REF OES1G,	RACAL -OANA P/N	DESCRIPTION	FSC	P/N
R60	000221	RES, CARBON, 220 CHM, 5x, 1/4W	81349	RC07GF221J	R84	095000	RES, CARBON, 56 OHM, 5%, 1/4W	81345	ACUPATE ST
R61	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC076F103J	R85	000471	RES, CARBON, 470 OHM. 5x. 1/4W	81349	2007GF 177.
R62	000102	RES, CARBON, 1K, 5%, 1/4W	81349	RC07GF102J	R86	000624	RES, CARBON, 620K, 5%, 1/44	91339	
R63	000822	RES, CARBON, 8.2K, 5%, 1/4W	81349	кс076F822J	R87	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	English State
R64	001706	RES, CARBON, 510 OHM, 5x, 1/24	81349	RC20GF511J.	RBB	000301	RES, CARBON. 300 OHM, 5%, 1/4%	81349	
R65	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC076F103J	R89	000101	RES, CARBON, 100 OHM, 5x, 1/44	81349	ACO:\$1::.
R66	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J	R90	000153	RES, CARBON, 15K, 5%, 1/4W	81349	30001150.
R67	000102	RES, CARBON, 1K, 5x, 1/4W	81349	RC07GF102J	891	095000	RES, CARBOR, 56 OHM, 5%, 1/44	81349	300 F 500
868	101000	RES, CARBON, 100 OHM, 5x, 1/4W	81349	RC07GF101J	R92	000182	RES, CARBON, 1.8K, 5%, 1/4W	81349	, 4C0:0F ;
R69	000510	RES, CARBON, 51 0HM, 5%, 1/43	81349	RC07GF510J	R93	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	ACO: 07:25:2
870	000510	RES, CARBOH, 51 OHM, 5%, 1/4W	81349	RC07GF510J	R94	000182	RES, CARBON, 1.8K, 5%, 1/4W	81349	2007071333
R71	000132	RES, CARBON, 1.3K, 5X, 1/4W	81349	RC076F132J	R95	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	R00707 + 3.1.0
R72	261000	RES, CARBOH, 1,3K, 5%, 1/4W	81349	RC07GF132J	R96	000511	RES, CARBON, 510 OHM, 5%, 1/4W	81346	- acc: 37310
R74	000471	RES, CARBON, 470 OHM, 5%, 1/4W	81349	RC076F471J	R97	000103	RES, CARBON, 10K, 5X, 1/4W	61349	* RC070F153U
R75	000103	RES, CARBON, 10K, 5X, 1/4W	81349	RC07GF103J	898	000471	RES, CARBOH, 470 OHM, 5%, 1/44	81349	51. T. C.
R76	000474	RES, CARBOH, 470K, 5%, 1/4W	81349	RC076F474J	R99	202000	RES, CARBON, 2K, 5X, 1/4W	81349	3007573003
R77	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC07GF104J	R100	000302	RES, CARBON, 3K, 5%, 1/4W	81349	RC07G* 3U.C
R78	000123	RES, CARBON, 12K, 5X, 1/4W	81349	RC07GF123J	R101	000912	RES, CARBON, 9.1K, 5%, 1/4W	81349	REGISTA:2
R79	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC076F221J	R102	000104	RES, CARBON, 100K, 5%, 1/4W	81349	200051
R80	000221	RES, CARBON, 220 OHM, 5x, 1/4W	81349	RC07GF221J	R103	000103	RES, CARBON, IOK, 5x, 1/4W	81,349	
R81	000331	RES, CARBON, 330 OHM, 5%, 1/44	81349	RC07GF331J	51	600975	SWITCH, PUSHBUTTON	71590	3 N26-731.3
R82	000561	RES, CARBON, 560 OHM, 5x, 1/44	81349	RC07GF561J				.,	With the second commence of the second commen
R83	000512	RES, CARBON, 5.1K, 5%, 1/44	81349	RC-8GF512J	=	300104	TRANSFORMER, PULSE	35167	68.00.00
					=======================================	730547	IC, and contains	70	

						The second second second second			
				¥.6.	REF	RACAL -DANA		71	
REF NF \ 1 G	RACAL -DAMA	DESCRIPTION	ŕsc	Р/и	0ES1G.	P / N	DESCRIPTION		
	120146	IF MEMORY MON-VOIL 2K X 8	61394	55164-300	820	230704	IC, DIGITAL TINER	27014	
20	05/067	try, cram can man abilit	07263	74F20P.C	NZ9	230386	IC, 8-BIT REGISTER	27011	34, 27.
U3	230731	It, Dibitat, sand, none your in or		00/344	OLIT	230637	1C. DIGITAL	183.4	
75	230719	IC, FAST NAND	0/263	/41.00	25	200003	STATE OF STA	27014	741.575
us	230705	IC, 01GITAL	04713	74F04	E .	985052			
90	230744	IC, HICRO, 68000, 8 MHZ	04713	MC68000P3	2£0	230414	IC, QUAD EXCLUSIVE OR GATE	10/7	6.27
117	230740	IC, MEMORY, RAM, 8X, 150 NS	52531	HM6264P-15	U33	230315	IC, MUTIPLEXER	91592	7. CAC 16. 16.0 5
	220740	TO MEMORY RAM SK. 150 NS	152531	HM6264P-15	U34	230386	1C, 8-BII REGISTER	27014	7415273
0 4	050000	TO DEMINIPLEMENT	27014	741.5138	N35	200294	TRANS, PRP, QUAB 40V	04733	\$10,500
63	230300	יני מרייתריי המיידי	2436.5	ANZSASKN	1136	200294	TRANS, PMP, QUAD 40V	S C	
010	230741	ic, IRLERPACE, CAC, 14 BII	2222		F 500	135005	TE OURD 2-INDIT OR CATE	200	32.
u11	230743	IC, LINEAR, DUAL OF AMP	27014	LF412CN	03/	730/11	יבי לחשות ב-ושים היים מיים	100.00	
U12	230742	IC, DIGITAL, PRIDAITY ENCOIRE	04713	SN7545KN	950	230194	IC, 14 DIP, DUAL D FUR-FUR	01/30	
1111	230637	IC, DIGITAL	18324	N74L5244	039	230234	IC, 14 DIP, HEX INVERIER	200	
111.4	270752	IC. LINEAR, OP AMP	24355	AUOPU? CN	040	230196	1C, 14 DIP, AND-OR-INV GAIES	20:00 T	
	300100	OKE CLOCK & MHZ D 1%	04713	RASC0-3	041	230507	IC, DIGITAL	1 27011	7 7 5
Q#n	\$21003	Open country of the c	19715	230813	U42	230305	IC, QUAD, 2-INPUT AND GATES	01295	100
110	230813	IL, FEMURE, DAR A B				10000	TO BE DIED THISE IN FEETS FOR	55.55	201111111111111111111111111111111111111
810	230812	1C, MEMORY, 64K X 8	2179.3	230812	143	230194	IC, It they work to the		
610	230741	IC, INTERFACE, DAC, 12 BIT	24.355	AU/545KB	1/44	530 1065	IC, n-ulf REGARER		
020	230745	IC, LINEAR, VOLTAGE REF, SV	04713	MC140-1V5	145	200294	TRANS, PNP., QUAD 40V	08/15	
117.2	1 230368	IC, DEMUTIPLEXER	27014	7415138	146	230747	IC, LINEAR, VOLIAGE REG.	17969	00.00044
103	230752	IC LINEAR OF AMP	24355	ADOP07CN	047	230747	IC, LINEAR, VOLTAGE REG.	1,369	18. St. 1.4
	75.0057	ic otentas	07263	74F32	048	230373	IC, VOLTAGE REGILATOR	04713	138187
UC4	230/11	ור, סומו אר	21014	MM7.0111' 1.7	1149	230378	IC. 3-IERM NEG. REGILATOR	P19122	(A) 100 P
N25	230760	1C, 01G17AL	2/UI4	Per/400.57	640	O COCO	Conversion of the state of the	0.10.00	10.00
920	230422	IC, OCTAL	34335	AM8.30416	020	230442	IC, UNAD MILL IU PECL INVASE.		
			3/17-17/	1015.34.7	151	23044 8	I.C. MIND MECH TO MITH, TRANSE,	0473	7

Section of the sectio

(CONT'D)
MOTHERBOARD
ASS Y.
. PCB
11725

ኧ
7-12
Figure

ž	_	

(O. 1900)
MOTHERBOARD
ASSY,,
- PCB
401725

-14
7
Specific
å.
7
l,

REF Des 1G.	RACAL -DANA P/N	DESCRIPTION	FSC	本氏: - 1.1.4 - 1.1.4
64	601195	PLUG, JUMPER, 0.1 CTK, LOW PROFILE	0.0779	
WII	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	60779	531.20
¥12	601195	PLUG, JUMPER, O.I CTR, LOW PROFILE	67700	100
¥1	921004	OSC, 10 MIZ, CRYSTAL	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
12	900002	RES HEFWORK, CERMET, 10K, 6PSR, 2%	C25 275 254 254 255	
12	080032	RES NETWORK, CERMET, 4.7K, 10P9R	17.35	11-31-38
23	080015	RES NETWORK, 10K, 5%	91637	1.57-460
24	080023	RES METWORK, 4.7K, 8P9R, 2%	11236	751-81-71.D
52	080067	RES NETWORK, 2.2K, 8 RES	11236	733-3-2
97	080035	RES NETWORK, 6K. 1.5W, 14P13R, 2%	11236	765-1-55:
12	080067	RES NETWORK, 2.2K, 8 RES	11236	781-3-6
87	080002	RES NETWORK, 500 OHM, 8P7R, 2%	11236	. 등사 (#-원도)
52	080080	RES NETWORK, 160 OHM, 8P7R	1:236	756-81-4.5 green
210	080081	RES NETWORK, 270 OHM, 8P7R	11230	2 V
117	080002	RES NETWORK, 500 OHM, 8P7R. 2%	925	24-12-94
212	080002	RES NETWORK, 500 OHM, 8P7R. 2%	\$0 20 20 20 20 20 20 20 20 20 20 20 20 20	1
213	2000080	RES NETWORK, 500 OHM, 8P7R, 2%	11726	750-51
214	200080	RES METRURE, 500 UM, 897R. 2%	11236	730-63-44 ft.
				*** *** *** *** *** *** *** *** *** **

TMS9914ANL

MC10102P

MC10231

04713 04713 01295 34335 01295 02735

04713

MC10102P MC10102P

MC10124

IC. QUAD MITL TO MECL TRANSL

IC, QUAD 2, INPUT NOR GATE

IC, QUAD 2, INPUT NOR GATE
IC, DIGITAL, ECL FLIP-FLOP
IC, QUAD 2, INPUT NOR GATE

090 090

IC, DIGITAL, ECL FLIP -FLOP

230733 230442 230205 230205 230733 230733 230793

IC, OIGITAL, ECL

04713 04713 04713

MC10130P MC10231

MC10216P

FSC 04713 MC10125

04713

1C, QUAD MECL TO MITL TRANSL

IC, DIGITAL, ECL

230750

052 053 054 056 056 058

DESCRIPTION

RACAL -DAKA P/N

REF DES 1G. AM686CN-1

IC, 686 VOLTAGE COMPARATOR

230445

290

19

163

IC, DIGITAL, GP 18

IC, LINEAR, TRANS ARRAY

230792

U65

IC, LINEAR, OP AMP

7L081C CA3046 74LS132N MC1710CH

27014

27014

IC, LINEAR, 710 COMPARATOR

IC, OIGITAL

230509

IC, OCTAL GPIB TRANS
IC, OCTAL GPIB TRANS

230459 230472 601195 601195 601195

190

168

230757

990

SN75160

01295

SN75161

531220-2

62700

97700

531220-2

PLUG, JUMPER, O.I CTR, LOW PROFILE

601195

601195

8

601195

531220-2

97,00

531220-2

97790 9779 97790

PLUG, JUMPER, O.1 CTR, LOW PROFILE

£ £

F

PLUG, JUMPER, 0.1 CTR, LOW PROFILE

531220-2

(CONT.D)
MOTHER BOARD
ASSY.
- PCB
01725

×
7-12
gare

401725 - PCB ASSY., MOTHERBOA

(CONILOO)
NO THERBOARD
ASSY

0.3	
Ħ	
~	
F.E	
jou	
Ú.	

				Manage of the second se			1		I F G
REF	RACAL-DANA	20110100	ᅜ	MFG.	REF OF \$16.	RACAL -DANA P/N	DESCRIFTION	3	1/N
0ES16	7/W	CERMET 470 OHM. JRES	11236	750-63-R470	262	616252	SCREW, PPH, SEMS ASSY., 4-40 X , 312 (2 REQ'D)	73189	
C17	00000			MI0	264	617004	NUT, HEX, 4-40	1	
216	080002	RES HETHORK, 500 OHM, 8P7R, 2X	11236	750-81-R500 0HM	265	61,707,7	WASHER, INT. LOCK, #4		
;	300000	DES NETLORY ICK 6058 2%	11236	750-61-R10K	268	920624	SOCKET, 1C, 24P (2 REQ'D)	71785	133-29-02- 93
/17	50000	750 MILITORY + 400.		MH0	272	920735	SOCKET, 1C, 16P (2 REQ.0)	71785	133-54-06-019
21.0	500002	THRING SHRIM. 153 10	1		274	920891	SOCKET, 28P, SOLOER TAIL (4 REQ'O)	52072 -	CA-285-150
517	200002	DACE TENANT	97,00	1-87022-0	278	920971	FUSEHOLDER, PC MOUNT (4 REQ'O)	75915	122088
017	80 200	721-1717, 1719-1727, £1-£12, £25-£27, W6-W11 (2 EA) (53 REQ'D)	access of a dealph.			4			
218	411725	PCB, MOTHERBOARD (UNLOADED)	21793	411725					
220	600947	SOCKET, IC, 20P (2 REQ'0)	52072	CA-205-TSD-BC					
225	611059	CONNECTOR, OIP, LOW PROFILE, 40P	91506	240-AG39D					
229	601199	SOCKET, 64P, LOW PROFILE	06776	1CA-649-5-TG					
248	630010	KIT, IOWRE, STANDOFF, STUD MI	67.700	552633-3					
251	601230	HEATSINK, TO-220	13103	o2328-MT					
255	610001	STANDOFF, 6-32 X 3/8, CAD PLATED BRASS (5 REQ'D)) 88245	1530-8-3/8					
257	610905	BRACKET, ANGLE, 8-32 TAPPED	79963	345					
852	610949	RIVET, .2050 X .276L	15738	1601-5307					
260	611065	SPACER, 14-PIN 01P	32559	814-100					
261	615043	SCREW, PPH, 4-40 X .312		-					

			The same of the sa						
REF	RACAL -DAKA	0ESCRIPTION	FX	MFG.	REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	P/N
2	100056	CAP, CERAM, 8.2 PFO, 1000V, 5%	56289	C0308102E8R2D	C20	130170	CAP, TRIMMER, .5-3 PFD, 300V	80031	755 GEV 117
C2	100062	САР, СЕВАН, .01 МГВ, 100V, 10%	72982	8121-100-W5RU- 103K	C22	100050	CAP, CERMY, 2.2 PFD, 1000V, 5x	56739	ALL THE STATE OF T
5.5	100062	CAP CERRY .01 MFD. 100V. 10%	72982	8121-100-W5R0-	C23	050001	CAP, CERM, 2.2 PFD, 1000V, 5x	1562,81	10,000
3	‡ 2 2 2 4			103K	C25	100062	CAP. CERAM, .01 MFD, 100V, 10%	72983	
52	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121~100~W5R0~ 103K	626	100062	CAP CERAM. OI MED. 100V. 10X	72927	\$(2), (2,
63	100062	CAP, CERAM, .01 MFO, 100V, 10X	72982	8121-100-W5RU-	3		- 1		100 m
, , , , , , , , , , , , , , , , , , ,			10000	103K	C27	100062	CAP, CERAM, .01 MFD, 100V, 10x	28622	1034
93	100056	CAP, CERAM, 8.2 PFO, IUUDY, 5%	69700	CUSUBINCEDACE					
62	100063	CAP, CERAM, .01 MFD, 500V, 20%	56289	C0238501£103M	C28	100062	CAP, CERAM, .01 MFD, 100V, 10%	2862/	1000 1000 1000
68	100063	CAP, CERAM, .01 MFO, 500V, 20X	56289	C0238501E103M	C29	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121
53	100063	CAP, CERAM, .01 MFD, 500V, 20%	56289	CU23B501E103M					163.
010	100063	CAP, CERAM, .01 MFD, 500V, 20%	56289	CO2385U1E103M	030	100062	CAP, CERAM, .01 MFD, 160V, 10%	29622	#127 12-4.44 1520.
CII	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C31	100146	CAP, CERAM, 39 PFD, 10UV, 5%	08397	. (355) 3 :
C12	100062	CAP, CERAM, . 01 MFD, 100V, 10X	72982	8121-10U-W5RO-	C32	130080	CAP, MICA, 22 PFD	98127	CR57 - 2-1
				103K	C33	130080	CAP, MICA, 22 PFD	72136	, DMSE-3.L.
C13	290001	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C34	100146	CAP, CERAM, 39 PFD, 100V, 5X	05397	.0315035.4000
C.N4	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	8121-100-W5R0- 103K	C35	100062	CAP, CERAM, .01 MFD, 100V, 10%	(A) (B) (C) (N) (M)	8131 (15)-453. 1031
C15	101174	CAP, ELECT, 10000 MFD, 15V	80031	3050HS103U015	036	100062	CAP, CERAM, .01 MFD, 100V, 10%	12027	120,000,000 1636
c16	101174	CAP, ELECT, 10000 MFD, 15V	80031	3050#51030015	C37	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	. 0121-10U
C13	130170	CAP, TRIMAER, .5-3 PFD, 300V	80031	2502A0R503VPU2 F00	96.0	100062	CAD CEDEM DIMED 100% 10%	C8602	2.0 %.
C18	130170	CAP, TRIMMER, .5-3 PFD, 300V	80031	2502A0R503VPU2	000	700001			C. C
	01.001	HUVE USE E DEU TVI	(FOOR	25(1)300 5(1)300(1)	623	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	18 - Mary 18 - 18 - 18 - 18 - 18 - 18 - 18 - 18
613	1301/0	CAP, INIMMER, '5-3 Prb, 3007	2000	Fu0					As Products on Assessment Contractor

- 07/	1,100,00	401726 - Pub Assir, sterrat contributes (com		MFG	REF	RACAL -DANA		F.S.C	9 t c
REF DES1G.	RACAL-DANA P/N	DESCRIPTION	83	P/N	DE S 1 G.	P/N	1	72487	312(-345-352)
C40	100062	CAP, CERAH, DI MFD, 100V, 10X	72982	8121-100-W5RU- 103K	950	100062	.01 M.D. 100V.	7657	10 JK
C41	100062	CAP, CERAM, .01 HFD, 100V, 10%	28622	8121-100-4580- 103K	753	100062		7.043	10%
C42	100062	CAP, CERAM, .01 MFD, 100v, 10x	72982	8121-100-W5RO- 103K	C58	100062	CAP, CERAM, .01 MFD, 100W, 10%	72982	103.
C43	100062	CAP, CERAM, .01 MFD, 100V, 10x	72982	8121-100-W5R0- 103K	653	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	103k
	100062	Cab CFD&M Ol HED 100V 10%	72982	8121-100-W5R0-	093	110126	CAP, TANTA, 6.8 MFO, 35V, 20%	05397	1355F6557.cc
# # 	700001			103k	C61	100062	CAP, CERAM, .01 MFB, 100V, 10X	72982	8171 - 1718 - 1718 - 1718
C45	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-พ5R0- 103K	293	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
C46	100062	CAP, CERAM, OI MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C63	100062	CAP. CERAM 01 NFO. 100V. 10%	72582	\$121 - 1:33 - 4; f.
C47	100062	CAP, CERAM, .01 MFD, 10UV, 10X	72982	8121-100-W5RU- 103K	# 00	100063	ray regam Ol Men 108W 103	72982	
-		MILE WAS TO SERVICE TO	73982	8121-100-W5RO-	†	700007	,	Nov.	103%
C48	100062	CAP, CERAM, JULINEUS 100VS 10A		103K	590	100062	CAP, CERAM, .01 MFO, 100V, 102	78627	613 - 32-48.
C49	100062	CAP, CERAM, 01 HFO, 100V, 10X	72962	8121-100-W5R0- 103K	. (66	110126	CAP, TANTA, 6.8 MFO, 35V, 20X	05397	1355788574125
050	100062	CAP. CERAM, .01 MFO. 100V. 10X	72982	8121-100-WSR0-	293	110126	CAP, TANTA, 6.8 MG, 35V. 20X	u5357	13556:2011
C51	100062	CAP, CERAM, .01 HF0, 100V. 10X	72982	8121-100-45R0-	893	100062	CAP, CERAM, .01 MFO. 100V. 10%	72982	3121 - 131 - 1
C52	100062	CAP, CERRH, 01 MFD, 100V, 10X	72982	8121-100-W5R0-	690	100062	CAP, CERAM, .01 MFD, 100V, 10%	72932	4121 - X1-77 1656
			COUCT	1036	0,20	110126	CAP, TANTA, 6.8 NFO, 35V, 20%	05397	1355Fudove_5~.
C53	100062	CAP, CERAM, OI MFD, 10UV, 10X	70671	103k	173	100062	CAP, CERAM, .01 MFD, 100V. 10%	72952	1034
C54	100062	CAP, CERMY, .01 MFD, 100V. 10%	72982	8121-100-¥5RU- 103K	C72	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-190-45-1- 1038
655	1000052	CAP, CERAM, .01 MFO, 100V. 10X	72982	8121-100-#580- 1036	673	100062	CAP CERAM OI MED. 100V. 10%	32932	8121-525-488

726 -		27/104				Auto Line			7 6.
REF	RACAL -DANA	DESCRIPTION	FSC	P/N	REF DES16.	KALAL - UARK	DESCRIPTION	FSC	P/N
0.4	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	8121-100-W5R0- 103K	160	100062	CAP, CERAM, .01 MFD, 100V, 10%	22982	300
675	100062	CAP, CERAH, .01 HFD, 100V, 10X	72982	8121-100-45R0- 103K	632	100062	CAP, CERAH, .01 MFD, 100V, 10%	72982	\$12, 13/1-47-1 103K
676	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-₩5RU- 103K	£63	100062	CAP, CERAH, .01 MFD, 100V, 10x	72982	8151-181-181 1034-181-181
(1)	100062	CAP, CERAM, -01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	\$63	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-1121-1-1-1
	63000	CAS FESTA OF MED 100V 10X	72982	8121-100-WSRO-	\$60	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	252 252 252
6/8	79000	LAF. CLIMIT, -U. 101, 101, 101		103K	963	100062	CAP, CERAM, .01 HFD, 100V, 10%	72982	8121-100-45-0-
673	100062	CAP, CERAM, .01 NFD, 100V, 10X	7967/	103K	697	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-10055
080	100062	CAP, CERAM, -01 MFD, 100V, 10x	72982	8121-100-W5R0- 103K	638	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1355F645*tuling
(8)	100062	CAP, CERAM, .01 MF0, 100V, 10X	72982	8121-100-W5R0- 103K	660	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-45°C.
282	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C100	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45PJ.
(83	290001	CAP, CERAM, .01 MFO, 100V, 10%	72982	8121-100-W5R0- 103K	1013	100062	CAP, CERAM, .01 MFD, 100V, 10%	72382	9121-100-w5m.
C84	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C102	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45KJ- 103K
582	100062	CAP, CERAH, .01 MFD, 100V, 10%	72982	8121-100-W5RO- 103K	0103	100062	CAP, CERAM, -01 NFD, 100V, 10%	72982	8121-130-455 1054
C86	290001	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-W5R0- 103K	c104	110126	CAP. TANTA, 6.8 MFD, 35V, 20%	05397	1353f635MU3540
C87	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K	C105	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	163x -190-1555;
CB8	130103	CAP, CERAM, -01 MFD, 25V, 20%	72982	GR42-6X7R103 M50Y	0106	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	2031-1201-452
683	130103	CAP, CERAM, .01 MFD, 254, 20%	72982	GR42-6X7R103 M50Y	C107	100062	CAP, CERAM, .01 MFO, 1004, 10%	72982	200.000
000			4 1.6 30	-					

***************************************	P/N	8121-154 #457. 103k	8121-100-55 - 103x	8121-125-474 105k	- :: :: :: :: :: :: :: :: :: :: :: :: ::	8121-10 at	8121-100-#5* 103k	3.00 - (190 - 100	3121-325-42-4	8171-100-471-	103.	8121.120-#54]. 103K	3121-130-45-0-	8121-100:45%	103K	103×	T355F535MC35%3	8%50050-03)	0457(%) - C.	8(2) - 100 · m.55 ·
Figure 7-25	FSC	72982	72982	72933	72982	72332	72982	28677	72982	72982	· Among Prince of Mining	72982	72982	72982		72982	05397	72136	72136	25672
- PCB ASSY., SIGNAL CONDITIONER (CONT'D) Figuri	DESCRIPTION	CAP, CERAM, .01 MFD. 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	, CERAM, .01 MFD, 100V, 10%	. CERAM, .DI MFD, 100V. 10%	, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, DI WED, 100V, 10x	CAP, CERAM, .01 MF0, 100V, 10%	CAP CERAM 01 MFD 100V 10%		., СЕВАМ; .01 МЕО, 100V, 10%	, CERAM, .01 HFD, 100V, 10%	, CERAH, .01 MFD, 100V, 10%		, CERAM, .01 MFO, 100V, 10%	, IANIA, 6.8 MFD, 35V, 20%	CAP, MICA, \$ PFD, 100V	, MICA, 5 PFO, 100V	CAP. CERAN, .01 MFO, 100V. 19X
B ASSY., SIGNAL	RACAL-DANA P/N DES	100062 CAP	100062 CAP	100062 CAP	100062 CAP,	100062 CAP	100062 CAP,	100062 CAP	100062 CAP			100062 CAP,	100062 CAP.	100062 CAP ,		100062 CAP.	110126 CAP,	130088 CAF	130088 CAP,	100062 CAE
401726 - PC	REF R	C125 I	C126	C127	C128 1	C129	C130	CI3I	C132			0134	C135	C136		C137	C138	C139	C140	C141
	₩G. P/N	13546106M0J5AS	8121-100-W5RU- 103K	8121-100-W5R0- 103K	8121-100-₩580- 103K	8121-100-W5R0- 103K	8121-100-W5RD- 103K	T3546106M035AS	8121-100-W5R0- 103K	8121.100-W5RO- 103K	8121-100-W5R0-	10.3K 8121-100-W5R0-	103K	8121-100-W5R0- 103K	T354G106M0J5AS	8121-100-W5RO- 103K	8121-100-WSRO-	103к	T3546106M035A5	9121-100-W5R0-
Figure 7-25	FSC	05397	72982	72982	72982	72982	72982	05397	72982	72982	72982	72982		72982	08397	72982	72982		05397	72982
401726 - PCB ASSY,, SIGNAL COMDITIONER (CORT'D)	DESCRIPTION	CAP., TANTA, 10 MFB, 35V, 20%	CAP, CERAH, .01 PFD, 100V, 10%	CAP, CERAM, OI MED, 100V, 10%	CAP, CERAH, .01 HFD, 100Y, 10X	CAP, CERAM, .01 HFO, 100V, 10X	CAP, CERAK, ,01 HFD, 100V, 10%	CAP, TANTA, 10 MFO, 35V, 20%	CAP, CERAH, ,DI MFD, 100V, 10%	CAP, CERAM, ,01 MFD, 100V, 10%	CAP, CERAH, DI MED, 100V, 10%	CAS CFRAM DI MCD 100V 10%		CAP, CERAM, ,01 MFD, 100Y, 10%	CAP, TANIA, 10 MFD, 35V, 20X	CAP, CERAM, .01 MFO, 100V, 10%	CAP. CERAM, OI MFO, 100V, 10X		CAP, TANTA, 10 MFD, 35V, 20%	CAP, CERAM, .01 MFO, 100V, 10%
.SY., SI(RACAL -DANA	151	100062	100062	100062	100062	100062	110151	100062	100062	100062	10006.2	20000	100062	110151	100062	100062		110151	100062
PCB AS	SAC.	110151	ğ	ğ	12_	2	2_	丰	Ĭ.	1=	1=	- -)1	,	 -	4=	4		

æ	RACAL -DAWA		7.5	MFG.	REF DES1G.	RACAL -DANA P/N	OKSCRIPTION
DES1G.	P/N	DESCRIPTION	12982	H121-100-W5RU-I	35	600823	SOCKET, DURL IN-LIME, 40"
C142	100062	CAP, CERAM, .01 Mru, 100V, 102		103K	3,6	920734	SOCKET, 1C, 14P
C143	100062	CAP, CERAM, .01 MFO, 100V, 10%	72982	8121-100-W5R0- 103K	37	601208-010	CONNECTOR, PCB PLUG, 2 PIN
		1001 1001	72987	8121-100-4560-	8	010-802109	CONNECTOR, PCB PLUG, 2 PIN
C144	100062	CAP, CERAM, . UI MFU, IUW, IUM		103K	1010	601234	CONNECTOR, BNC, PCB MOUNT
C145	100062	CAP, CERAM, .01 MFO, 100V, 10X	72982	8121-100-W5RU- 103K	3102	601234	CONNECTOR, BNC, PCB MOUNT
C146	100062	CAP, CERAM, . 01 MFO, 100V, 10%	72982	8121-100-W5RO- 103K	KI	310164	RELAY, REED, 1A, 2007
		200 CERTA TUEN I DU DONETI E 20%	72982	8131LP-100-	K2	310164	RELAY, REED, 1A, 200V
C147	100133	LAF, CEKEC, , Forty, towards are, to		651-1U4M	Ω	310164	RELAY, REEO, 14, 2004
C148	100147	CAP, CERAM, 120 PFO, 100V, 5%	05397	C315C121J1G5CA	K4	310164	RELAY, REED, 1A, 200V
C149	100147	CAP, CERAM, 120 PFO, 100V, 5X	05397	C315C121J165CA	K5	310164	RELAY, REED, 1A, 200V
			07263	FD300	, K6	310157	RELAY, CRYSTAL, CAN, 2P-21
CR.1	210036	D 100 t	R1149	lagles	Κ7	310157	RELAY, CRYSTAL, CAN, 2P-21
CR2	211083	0100E, SILICO	3	1,0169	82	310164	RELAY, REED, 1A, 200V
CR3	211083	0100E, S111CO	81349	001601	0,1	310164	RELAY, REED, 1A, 200V
CR4	210036	0100€	07263	FB 300	2	210166	SELAY REED, 2C
CRS	210036	30010	07263	FD 3UU	OTY :	cotote	0E) AV 0FFR 18 200V
CR6	211083	01006, 511,100	81349	1N9168	X11	310164	
78	. 2110813	0.000 511.100	01349	IN916B	K12	310163	RELAY, ReeD, IC
Y S	. 210036	0100	07263	FDJ00	к13	310163	RELAY, REED, 1C
CR9	210090	0100£	50434	HP5082-2800		310092	CHOKE, RF, .1 UH
CR10	210090	0100E	50434	IIP5082-2800	1.2	310092	CHOKE, RF, .1 UM
CR11	, 210090	01006	50434	HP5082-2800	1.3	310056	CHOKE, RF, .68 UR
CR12	210090	30010	50434	нР5082-2800	1.4	310056	CHOKE, RF, .GB UN

		401726 - P	CB ASSY., \$16	- PCB ASSY., SIGNAL CONDITIONER (FUNT'O)	ra-rainhi	1	
600823 SOCKET, DUAL IN-LINE, 40P 55072 AND 12-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-			RACAL -DANA	0.ESCRIPTION	FSC	X a.	76. ∕*
920734 SOCKET, IC,114P 00779 SSD327-1 601208-010 CONNECTOR, PCB PLUG, 2 PIN 21793 601208-0 01 601208-010 CONNECTOR, PCB PLUG, 2 PIN 21793 601208-0 01 601234 CONNECTOR, BNC, PCB MOUNT 21793 601234 02 601234 CONNECTOR, BNC, PCB MOUNT 21793 601234 03 310164 RELAY, REED, IA, 200V 71707 2900-0 03 310164 RELAY, REED, IA, 200V 71707 2900-0 04 310164 RELAY, REED, IA, 200V 71707 2900-0 05 310164 RELAY, REED, IA, 200V 71707 2900-0 06 310164 RELAY, REED, IA, 200V 71707 2900-0 07 310165 RELAY, REED, IA, 200V 71707 2900-0 10 310166 RELAY, REED, IA, 200V 71707 2900-0 11 310165 RELAY, REED, IA, 200V 71707 2900-0 12 310166 RELAY, REED, IA, 200V 71707		- St.	600823	IN-LINE,	7,075		3405-1-00-01
601208-010 CONNECTOR, PCB PLUG, 2 PIN 21793 601208-010 011208-010 CONNECTOR, PCB PLUG, 2 PIN 21793 601234 01 601234 CONNECTOR, BNC, PCB MOUNT 21793 601234 02 601234 CONNECTOR, BNC, PCB MOUNT 21793 601234 02 601234 CONNECTOR, BNC, PCB MOUNT 21793 601234 03 310164 RELAY, REED, IA, 200V 71707 2900-50 03 310164 RELAY, REED, IA, 200V 71707 2900-50 03 310164 RELAY, REED, IA, 200V 71707 2900-50 03 310165 RELAY, REED, IA, 200V 71707 2900-50 03 310164 RELAY, REED, IA, 200V 71707 2900-50 03 310165 RELAY, REED, IA, 200V 71707 2900-50 03 310164 RELAY, REED, IA, 200V 71707 2900-50 10 310165 RELAY, REED, IA, 200V 71707 2900-50 11 310164 RELAY, REED, IA, 200V 7		36	920734	SOCKET, 1C, 14P	00779		53527-1
601208-010 CONNECTOR, PCB PLUG, 2 PIM 21793 001234 D1234 CONNECTOR, BNC, PCB MOUNT 21793 001234 D2 601234 CONNECTOR, BNC, PCB MOUNT 21793 001234 D2 601234 CONNECTOR, BNC, PCB MOUNT 21707 2900-00 310164 RELAY, REED, 1A, 200Y 71707 2900-00 310165 RELAY, REED, 1A, 200Y 71707 2900-00 310164 RELAY, REED, 1A, 200Y 71707 2900-00 310165 RELAY, REED, 1A, 200Y 71707 2900-00 310165 RELAY, REED, 1A, 200Y 71707 2900-00 310165 RELAY, REED, 1A, 200Y 71707 2900-00 12 310165 RELAY, REED, 1A, 200Y 71707 2900-00 12 310165 RELAY, REED, 1A, 200Y 71707 2900-00 <td></td> <td>15</td> <td>601208-010</td> <td>7</td> <td>21793</td> <td></td> <td>01209-010</td>		15	601208-010	7	21793		01209-010
601234 CONNECTOR, BNC, PCB MOUNT 21793 001234 601234 CONNECTOR, BNC, PCB MOUNT 21793 001234 601234 CONNECTOR, BNC, PCB MOUNT 21707 2900-30 310164 RELAY, REED, 1A, 200V 71707 2905-50 310164 RELAY, REED, 1A, 200V 71707 2905-50 310164 RELAY, REED, 1A, 200V 71707 2905-50 310165 RELAY, REED, 1A, 200V 71707 2905-50 310167 RELAY, REED, 1A, 200V 71707 2905-50 310168 RELAY, REED, 1A, 200V 71707 2905-50 310169 RELAY, REED, 1A, 200V 71707 2905-50 310165 RELAY, REED, 1A, 200V 71707 2905-50 310165 RELAY, REED, 1C 21307 2505-50 310165 RELAY, REED, 1C 21307 2750-5 310165 RELAY, REED, 1C 1450B 3420-3 310050 CHOKE, RF, 1 UH 76493 9230-3 310056 CHOKE, RF, - 1 UH 76493 9230-3 </td <td></td> <td>90</td> <td>601208-010</td> <td>CONNECTOR, PCB PLUG, 2 PIM</td> <td>21793</td> <td></td> <td>01.08-60.0</td>		90	601208-010	CONNECTOR, PCB PLUG, 2 PIM	21793		01.08-60.0
SOLE34 CONNECTOR, BNC, PCB MOUNT 21793 031234 310164 RELAY, REED, 1A, 200V 71707 2950-20 310165 RELAY, REED, 1A, 200V 71707 2950-20 310165 RELAY, REED, 1A, 200V 71707 2950-30 310165 RELAY, REED, 1C 1493B 3420-30 310165 RELAY, REED, 1C 1493B 3420-30 310165 RELAY, REED, 1C 1493B 9230-31 310092 CHOKE, RF, 1 UH 76493 9230-31 310056 CHOKE, RF, 6B UH 76493 9230-31 310057 CHOKE, RF, 6B UH 76493 9230-31 310058 CHOKE, RF, 6B UH		1011	601234	CONNECTOR, BNC, PCB MOUNT	21793		0:234
310164 RELAY, REEO, 1A, 200V 71707 2900-08 310164 RELAY, REED, 1A, 200V 71707 2900-09 310164 RELAY, REED, 1A, 200V 71707 2900-08 310165 RELAY, REED, 1A, 200V 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 2900-08 71707 7900-		3102	601234	CONNECTOR, BMC, PCB MOUNT	21793		01434
310164 RELAY, REED, 1A, 200V 71707 2900-02 310165 RELAY, REED, 1A, 200V 71707 2900-02 310165 RELAY, REED, 1A, 200V 71707 2900-02 310164 RELAY, REED, 1A, 200V 71707 2900-02 210164 RELAY, REED, 1A, 200V 71707 2900-02 210165 RELAY, REED, 1A, 200V 71707 2900-02 210165 RELAY, REED, 1C 21017 2000-02 210165 RELAY, REED, 1C 21017 2000-02 210165 RELAY, REED, 1C 21017 2000-02 210165 RELAY, REED, 1C 2000-02 210105 2000-02 2000		Κ1	310164	RELAY, REED, 1A, 2004	7170		300 -0e3
310164 RELAY, REED, 1A, 2004 71707 2900-020 710164 RELAY, REED, 1A, 2004 71707 2900-030 71707		K2	310164	RELAY, REED, 1A, 200V	7170		(90,000)
310164 RELAY, REED, 1A, 200V 71707 2590-50 310165 RELAY, REED, 1A, 200V 71707 2590-50 310157 RELAY, CRYSTAL, CAN, 2P-2T 11532 172-12 310157 RELAY, REED, 1A, 200V 71707 2590-50 310164 RELAY, REED, 1A, 200V 71707 2590-50 310165 RELAY, REED, 1A, 200V 71707 2590-50 310165 RELAY, REED, 1C 1490B 34-3 310163 RELAY, REED, 1C 1490B 34-3 310092 CHOKE, RE, 1 UH 76493 9230-3 310056 CHOKE, RF, 68 UH 76493 9230-3 4 310056 CHOKE, RF, 68 UH 76493 9230-3		ξ3	310164	RELAY, REEO, 1A, 2004	170		2900 - 06.1
310164 RELAY, REEB, IA, 200V 71707 2505-05-05-05-05-05-05-05-05-05-05-05-05-	SCA	K4	310164	RELAY, REED, 1A, 200V	7170		2500-no:
310157 RELAY, CRYSTAL, CAN, 2P-2T 11532 172-12 130155 RELAY, CRYSTAL, CAN, 2P-2T 11532 172-12 130154 RELAY, REED, 1A, 200V 71707 2503-05 2010164 RELAY, REED, 1A, 200V 71707 2503-05 2010164 RELAY, REED, 1A, 200V 71707 2503-05 2010164 RELAY, REED, 1C 1400B 310164 RELAY, REED, 1C 1400B 3420-05 210092 CHOKE, RE, .1 UH 76493 9230-15 210056 CHOKE, RF, .68 UH 76493 9230-15 210056 2100	SCA	K5	310164	RELAY, REED, 1A, 200V	7170		2900-057
310157 RELAY, CRYSTAL, CAM, 2P-ZT 11532 172-12 130154 RELAY, REED, 1A, 200V 71707 2939-04 1310164 RELAY, REED, 1A, 200V 71707 2939-64 1310165 RELAY, REED, 1A, 200V 71707 2939-64 1310163 RELAY, REED, 1C 1430B 3449 3459-64 1310092 CHOKE, RE, .1 UH 76493 9430-3 1310056 CHOKE, RF, .1 UH 76493 9430-3 1310056 CHOKE, RF, .68 UH 76493 9430-		, K6	310157	RELAY, CRYSTAL, CAN, 2P-21	1153		
310164 RELAY, REED, 1A, 200V 71707 310164 RELAY, REED, 1A, 200V 71707 310165 RELAY, REED, 1C 71707 310164 RELAY, REED, 1C 14508 310163 RELAY, REED, 1C 14508 310163 RELAY, REED, 1C 14508 310092 CHOKE, RE, .1 UH 76493 310056 CHOKE, RF, .68 UH 76493 310056 CHOKE, RF, .68 UH 76493		К7	310157		1153		172-12 , 4-5
310164 RELAY, REED, 1A, 200V 71707 71707 710164 RELAY, REED, 1C 71707		K8	310164	RELAY, REED, 1A, 200V	7170	27	3809-003
310165 RELAY, REED, 2C 21317 310164 RELAY, REED, 1C 71707 310163 RELAY, REED, 1C 14508 310163 RELAY, REED, 1C 14508 310092 CHOKE, RE, .1 UH 76493 310096 CHOKE, RF, .68 UH 76493 310056 CHOKE, RF, .68 UH 76493		63	310164	IA,	7170	5	2909-1-03
310164 RELAY, REED, 1A, 200V 71707 11707 110163 RELAY, REED, 1C 14508 110163 RELAY, REED, 1C 14508 110163 RELAY, REED, 1C 14508 110092 CHOKE, RE, .1 UH 76493 110056 CHOKE, RF, .68 UH 76493 76493 110056 CHOKE, RF, .68 UH 76493 76493 76493 110056 CHOKE, RF, .68 UH 76493		K10	310165		2131	13	W.05war.
310163 RELAY, R.EED, IC 143/UB 310163 RELAY, R.EED, IC 143/UB 310092 CHOKE, RF, .1 UH 76493 310056 CHOKE, RF, .68 UH 76493 310056 CHOKE, RF, .68 UH 76493		x11	310164		2170	50	2300-567
310163 RELAY, RLED, 1C 14308 310092 CHOKE, RF, .1 UH 76493 310092 CHOKE, RF, .68 UH 76493 310056 CHOKE, RF, .68 UH 76493		K12	310163	RELAY, REED, IC	7	- FE	64
310092 CHOKE, RE, .1 UH 76493 310092 CHOKE, RF, .1 UH 76493 310056 CHOKE, RF, .69 UH 76493 310056 CHOKE, RF, .68 UH 75493		K13	310163	RELAY, REED, 1C	:4.3(33	
310092 CHOKE, RF, .1 UH 76493 310056 CHOKE, RF, .68 UH 76493 310056 CHOKE, RF, .68 UH 76493			310092		764	56	3,52,-54
310056 CHOKE, RF, .68 UR 76493 310056 CHOKE, RF, .68 UH 76493		1.2	310092	7	764	3	9230-94
310056 CHOKE, RF, .GB UM		13	310056	i	764	55	9230-10
		1.4	310056		764	33	9230-io

The state of the s								
RACAL-DAKA P/N	DESCRIPTION	55	MFG.	REF DESIG,	RACAL-OAXA P/N	DESCRIPTION	3.	MFG.
310056	CIOKE, RF. 68 UII	76493	9230-16	011	200289	TRANSISTOR, DUAL, PNP	04713	Mit Sign 4
310056	CHOKE, RF, .68 UH	76493	9230-16	012	200289	TRANSISTOR, DUAL, PAP	04715	METSURE.A
310056	CHOKE, RF, .68 UH	76493	9230-16	013	200288	TRANSISTOR, FET, N-CHANNEL	17856	3105-13
310056	CHOKE, RF, 68 UH	76493	9230-16	014	200288	TRANSISTOR, FET, N-CHANNEL	17856	3105-13
310056	CHOKE, RF, 68 UH	76493	9230-16	0.1	75 1010	DES META! 100 OHM 12 1/40	81349	RM6001.N.T
310056	CHOKE, RF, ,68 UH	76493	9230-16		010137	DEC METAL 100 OUM 19 1/20	81349	Ι.
310056	CHOKE, RF, 68 UH	76493	9230-16	72 7	25,010	NEUTRICAL TOO ONE, TATAN	0,000	
310056	Ł	76493	9230-16	2	01013/	RES, MEIAL IOU OIM, IX, 1/4W	81349	KWO(II) 1347-3
3100056	1	76493	9230-16	R4	010137	RES, METAL 100 0119, 12, 1/4W	81349	84(67) 1 1 1
20010	<u>.</u>	3 6 6	21 0000	RS	012123	RES, CERMET, 51 0HM, 12, 1/4W	19647	E7 5 .
310056		76493	9230-16	R6	000102	RES, CARBON, IK, 5X, 1/4W	31349	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
310056	FF.	76493	9230-16	R.7	000102	RES, CARBON, 1K, 5%, 1/4W	813-19	- 14.9/2E16
310056	RF, 68	76493	9230-16	RB	012123	RES, CERNET, 51 OHM, 1X, 1/4W	19647	AE 132
601213	CONFECTOR, EDGE, PLUG, 72 PIN	57856	PR36-6101-15	R9	000680	RES, CARBON, 68 OHM, 5%, 1/4W,	81349	RCU72F58.1:
		the state of the s		R10	0000680	RES, CARBON, 68 OHM, 5%, 1/4W,	81349	R007575yrd
162002	TRAUSISTOR, NPW	19/13	MPS-H10	R11	010650	RES, HETAL, IM, 1X, 1/8W	31349	95 501 356 68 T
200291	TRANSISTOR, DMOS QUAD	17856	SDSOOON	R12	010650	RES, METAL, 1M, 1%, 1/8W	81349	RA155 (1015)
162002	TRANSISTOR, DMOS QUAD	17856	SD 5000N	R13	0000210	RES, CARBON, 51 0HM, 5%, 1/4W	81349	7116.20038
200197	TRANSISTOR, RPN	04713	MP3-410	R14	000510	RES, CARBON, SI OHM, 5%, 1/44	81349	MC03550
200197	TRANSISTOR, NPN	04713	MPS-H10	R15	000474	RES, CARBON, 470K, 5%, 1/4W	81349	. RC07474743
200197	TRANSISTOR, NPN	04713	MPS-HIO	916	010536	RES METAL TOOK 1% 1/80	81139	11 20 20 20 20 20 20 20 20 20 20 20 20 20
500002	TRANSISTOR, PNP	81349	2N4258	21.6	903010	OF RETAIL TOWN 14 1/03	01010	10.00 A 10.00 A 10.00 A
200290	TRAUSISTOR, NPN	52648	St.3127C	K17	010330	KES, MELML, TOUR, IA, 1/0W	6570	K14005.520.57
200290	TRANSTATOR NPN	52648	St 31276	R18	000474	RES, CARBON, 470K, 5x, 1/4W	81349	: 4007554:53
200000	The Control of the Co	01340	344.50	R19	0112110	RES, CERMET, 1.96M, 1%, 1/4W	19647	FN 2.32
500002	HARSISIUK, FNF	61349	ZN4238	R20	012111	RES, CERMET, 1.8M, 1%, 1/4W	19647	; Mk.132
	RACAL-DANA	CHOKE, RF. 68 UH CHOKE,	CHOKE, RF, 68 UH CHOKE, RF, 88 UH CHOKE, RF, 88 UH CHOKE,	DAMA DESCRIPTION FSC CHOKE, RF, GB UII 76493 CHOKE, RF, GB UIII 76493 CHOKE,	DAMA DESCRIPTION FSC PFG. PVN CLOCKE, RF., 68 UH 76493 9230-16 CLOCKE, RF., 68 UH 76493	Page Page	CIOCE, RF. 68 UH C6493 9200-16 Q1516. PLAN-ONA Q1516. PLAN-ONA Q1516. PLAN-ONA Q111 C00209 ITAMSISTICIOR, IDINA, PAN-ONA Q112 C00209 ITAMSISTICIOR, IDINA, PAN-ONA Q112 C00209 ITAMSISTICIOR, IDINA, PAN-ONA Q113 C00209 ITAMSISTICIOR, IDINA, PAN-ONA Q113 C00209 ITAMSISTICIOR, ICT, PAC-ONCE, RF. 68 UH C6493 9230-16 RP Q113 C00209 ITAMSISTICIOR, ICT, PAC-ONCE, RF. 68 UH C6493 9230-16 RP Q10137 RES. METAL 100 OMN-1 C6493 9230-16 RP Q10137 RES. METAL 100 OMN-1 RES. METAL	OMM. CONCE, RF. 68 UHI FAST PASS. PASS.

					ı					—-т		т	T	I		— т	_T			1	7		, — ·	Γ	1
,	MFG. P/N	MK 132	MK 132	₩ 132	MK 132	MK 132	MK 132	RC076F300J	RC 07GF 300J	RC076F470J	RC076F470J	RC076F102J	RN55C3160F	RN55C1501F	RN55C1501F	RN55C3160F	RN55C3160F	RN55C1501F	RC076F105J	RM55C15U1F	RN55C3160F	RC076F1023	RC076F105J	RC07GF 101.3	RN55C3011F
E S	FSC	19647	19647	19647	19647	19647	19647	81349	81349	80349	80349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349
PCB ASSY., SIGKAL CONDITIONER (CONT'D) Figure 7-25	DESCRIPTION	RES. CERMET, 1.8M, 1%, 1/4W	RES, CERMET, 1.96M, 1%, 1/4W	RES, CERMET, 41.67K, 1%, 1/4W	RES, CERMET, 250K, 1%, 1/4W	RES, CERMET, 250K, 1%, 1/4W	RES, CERMET, 41.67K, 1x, 1/44	RES, CARBON, 30 DHM, 5%, 1/4%	RES. CARBON, 30 OHM, 5X, 1/44	RES, CARBON, 47 OHM, 5x, 1/44	RES, CARBON, 47 OHM, 5X, 1/4H	RES. CARBON, IK, 5%, 1/4H	RES, METAL FILM, 316 OHM, 13, 1/84	RES, HETAL FILM, 1.5K, 1X, 1/84	RES, METAL FILM, 1.5K, 1X, 1/84	RES, METAL FILM, 316 OHM, 1%, 1/84	RES, METAL FILM, 316 OHM, IX, 1/84	RES, METAL FILM, 1.5K, 1%, 1/8H	RES, CARBON, IM, 5%, 1/4W	RES, HETAL FILM, 1.5K, 1%, 1/8H	RES, NETAL FILM, 316 0HM, 1X, 1/84	RES, CARBON, 1K, 5%, 1/4W	RES, CARBON, IM, 5%, 1/4W	RES, CARBON, 100 0HM, 5%, 1/4W	RES, METAL, 3,01K, 1x, 1/84
PCB ASSY., ST	RACAL-DAMA	012111	012110	012109	012108	012108	012109	000300	000000	000470	000470	000102	012114	012118	012118	012114	012114	012118	000105	012118	012114	: 000102	000105	000101	010628
1726 - 8	1	21	22	23	24	25	92	127	28	(29	30	31	132	133	334	35	R 36	R37	R 38	R 39	R40	R41	R42	R43	R44

R45 R45 R46 R47	RACAL -DAWA			MF6.
R45 R46 R47	P/N	DESCRIPTION	7	17/X
R46	010628	RES, METAL, 3,01K, 1%, 1/8W	81349	2855£3417
847	000101	RES, CARBON, 100 OHM, 5%, 1/4W	B1349	KC075F:U:5
	012121	RES, CERMET, 82.5 OHM, IX, 1/4W	19647	W 126
848	000122	RES, CARBON, 1.2K, 5%, 1/44	81349	RE0755122
R49	012121	RES, CERMET, 82,5 OHM, 1%, 1/4W	19647	MK]20
R50	000102	RES, CARBON, 1K, 5%, 1/4W	81349	ROUGHINES
R51	012084	RES, METAL FILM, 100 0HM, 1%, 1/8W	81349	88.53£1080F
R52	010918	RES, METAL, 499 OHM, IX, 1/84	81349	R455043975
R53	012121	RES, CERMET, 82,5 0HM, 1X, 1/4W	19647	: 44129
R54	012121	RES, CERMET, 82,5 OHM, 1%, 1/4W	1961)	Mx120
R55	010918	RES, METAL, 499 OHM, 1X, 1/8W	81349	FM550448.f
R56	012084	RES, METAL FILM, 100 OHM, 12, 1/84	81349	44.550 LOP 17
R57	012084	RES, METAL FILM, 100 0HM, 1%, 1/84	81349	RMSSC1URUF
R58	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	81344	RHSS(LPUF
R59	012084	RES. METAL FILM, 100 OHM, 1x, 1/84	81349	\$2.890.168.cs
R60	012084	RES, METAL FILM, 100 UHM, 1%, 1/84	81349	794335548
R61	012120	RES, CERMET, 1,5K, 1%, 1/4W	19647	
R62	012122	RES, CERMET, 10 0HM, IX, 1/44	SEE NOTE 2 TABLE 7.1	800
R63	012122	RES, CERMET, 10 0HM, 1x, 1/42	SEE NOTE 2 TABLE 7.1	001-3
R64	012120	RES, CERMET, 1.5K, 1%, 1/4W	19647	Ms 120
865	012116	RES, NETAL FILM, 475 OHM, 1%, 1/5%	81349	XH3504131
R66	012124	RES, METAL FILM, 301 04M, 12, 1/84	81349	12.50.00
867	040310	POT, CERMET, TOP ADJ, 1K, 10%	32947	3.55-4-3-1
R63	012115	RES, METAL FILM, 374 0189, 12, 1/84	67.00	1000

REF	RACAL -DANA	
0£516.	P/K	DESCRIPTION
T. C. C.	1	
R69	012084	RES, METAL FILM, 100 DIM, 13, 1/84
_		

								,		·····	,	r	,									r		. —		ı
	MFG. P/N	RN55C10R0F	3266м-1-102	3266W-1-102	RN55C1331F	RN5501001F	RN5501001F	RC07GF161J	RC076F1613	RC076F2713	RC07GF271J	RCU7GF 103J	RC07GF680J	RCO7GF101J	RC056F2003	RC056F2003	RC076F101J	3015C13	3015013	VA78L10ACLP	SP96870G	LM2903N	MC10216P	MC10H158P	MC10231	MC1U216P
7-25 E	FSC	81349	32997	32997	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	81349	54473	54473	01295	52648	27014	04713	04713	04713	04713
PCB ASSY., SIGNAL CONDITIONER (CONT'D) Figure 7	DESCRIPTION	RES, METAL FILM, 100 0HM, 13, 1/8H	POT, CERMET, TOP ADJ, 1K, 10%	POT, CERMET, TOP ADJ, IK, 10%	RES, METAL FILM, 1-33K, IX, 1/84	RES, METAL, IK, 1X, 1/8W	RES, METAL, 1K, 1X, 1/84	RES, CARBON, 160 OHM, 5x, 1/4W	RES, CARBON, 160 OHM, 5X, 1/4W	RES, CARBON, 270 0HM, 5x, 1/4W	RES. CARBON, 270 0HM, 5X, 1/49	RES, CARBON, IOK, 5x, 1/4W	RES, CARBON, 68 OHM, 5%, 1/4W	RES, CARBON, 100 OHM, 5%, 1/4W	RES, CARBON, 20 0HM, 5%, 1/64	RES, CARBON, 20 OHM, 5x, 1/8W	RES, CARBON, 100 0HM, 5%, 1/44	IC, OIGITAL, 1 & SENSITIVITY CONTROL	IC, OIGITAL, I & SENSITIVITY CONTROL	IC, LINEAR	IC, COMPARATOR, OUAL ULTRA FAST	IC, INT., OUAL COMPARATOR	IC, DIGITAL, ECL	IC, ECL, HS QUAD 2-IMPUT MUX	IC, OIGITAL, ECL FLIP-FLOP	IC, 0161TAL, ECL
	RACAL -DAHA	012084	040310	040310	010925	010704	1 010704	19000161	000161	000271	000271	000103	000680	101000	001787	001787	10000101	230753	230753	230754	230735	230736	230750	230783	230733	230750
401726 -	REF DESIG,	R69	870	871	872	R73	R74	R75	R76	R77	R78	R79	880	R81	R82	R83	R84	0.1	n2	03	04	105	90	10	118	60

1 22/10				
REF DES 16.	RACAL -DANA P/N	DESCRIPTION	r SC	MFG. P/N
010	230791	IC, 01617AL	21793	16,662
111	230790	IC, DIGITAL	21793	08/052
¥R.1	220007	0100E, SILICO, ZENER	41349	14/5/4
VR2	220007	DIODE, SILICO, ZENER	81349	11/2/17
¥83	220007	DIODE, SILICO, ZENER	81349	2.25.4
VR4	220098	0100E, ZEMER, 3,9V, 5X	04713	75 75 75 75 75 75
VR5	220098	DIODE, ZENER, 3.94, 5%	50 Y	The second secon
VR.6	220098	0100E, ZEMER, 3,9V, 5X	F17\$0	2000
¥8.7	220098	0100E, ZEHER, 3,9V, SX	14/13	No.
VR8	220101	D100E, ZENER, 3.3V, 5%	94713	[1555ani
7	601023	PLUG, JUMPER	98291	026-452
21	080069	RES NETWORK, CERMET, 2.2K, 3R	11236	750-63-82.0
22	080068	RES NETWORK, CERMET, 470 OHM, 3R	11236	150-63-847
23	890080	RES NETWORK, CERMET, 470 OHM, 3R	11236	753-55-51
74	690080	RES NETWORK, CERMET, 2,2K, 3R	11235	750-63-82.2.
52	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-51-833:
97	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750-61-835.
1.7	080065	RES NETWORK, CERMET, 33 OHM, SR	11236	750-61-833
82	080040	RES NETWORK, CERMET, 22K, 8P4R, 2K, 1.1W	11236	750-65-8308
67	080039	RES NETWORK, CERMET, 100K, 6P3R, 2%, .94	95211	156.63.71
210	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750-61-8335
217	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-8333
713	CANONI	AC GEORGE THE TANGET AND SELECTION OF THE PARTY OF THE PA	0.000	C

(CONT'D)	
SY., SIGNAL CONDITIONER (CONT'D)	
SIGNAL	
PCB ASSY.,	
PCB	
1	
1726	

726 -	PCB ASSY., SIG	PCB ASSY., SIGNAL LUMDIBIUMEN (LUM) U			
, j	RACAL-DANA P/N	DESCRIPTION	FSC	MrG.	
*	080005	RES NETWORK, CERMET, 500 OHM, 8P7R, 2%	11236	750-81-R500	
2	401728	PCB ASSY., MCC2 SYNCH	21793	401728	
<u>س</u>	411726	PC BOARD, SIGNAL COND. (UNLOADED)	21793	411726	
5	453936	RETAINER, FOAM, ADHESIVE	21793	453936	
91	600786	POST, TERHINAL (TPS-12, W1 (2)) (10 REQ'D)	67,000	1-87022-0	
80	610912	CLIP, FLAT, CABLE	34785	031-0100	
23	500022	WIRE, BARE COPPER, TRIMMED, SOLIO, 22 GA	21793	50005	
24	610227	NUT, PRESS, 2-56 (6 RED.0)	46384	KF2-256	
25	610612	STANDOFF, SHAGE, 4-40 x .453 (2 REQ'D)	06540	95368-29- A0440-16	
26	611032	SPACER, .2 CTR, .04 SHT, 2-LEAD (2 REQ'0)	32559	302-200	
28	611043	MASHER, FLAT, #2, NYLON (2 REQ'D)	86928	5610-9-20	
29	611059	COMNECTOR, OIP, LOW PROFILE, 40P	91506	240~AG-390	
30	611060	CONNECTOR, DIP, LOW PROFILE, 16P (2 REG'D)	91506	216-AG-390	
32	615017	SCREW, PPH, 2-56 X .438 (2 RED'D)			·
33	615019	SCREW, PPH, 2-56 X .625 (4 RED 0)		-	
34	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (2 REQ'O)	78189		,
35	617126	WASHER, LOCK, #2, LIGHT SERIES (4 REQ'D)	1	•	
37	920563	BEADS, SHIELDING (8 RED'O)	02114	56~59065/48	
139	920962	LOCTITE, 242, MED SIR.	05972	242	
-					

a right	
SYNCH	
AMCC2 SYNCH	
PCB ASSY.,	
- PCB	
- 82	

1 - 02/16					
REF ES1G.	RACAL DANA	DESCRIPTION	FSC	P/6.	
C1	100062	CAP, CERAM, .01 MFO, 1007, 10%	7887	5.23×3.33×3×4×	
23	100062	CAP. CERAM, .01 MFD, 100V, 10%	72982	3221-15-1-457 v 1038	
8	100062	CAP, CERAM, .01 MFD, 100V. 10X	72932	8121 - 121 - 12 - 1 - 2 - 1	
C4	100062	CAP. CERAM, .01 MFD, 100V, 10X	72982		
CS	100062	CAP, CERAM, .01 MFO, 100V, 10X	72962		
C6	100062	CAP, CERAM, .01 MF0, 100V. 10X	72982	100	
23	100062	CAP, CERRIN, .01 MFD. 103V, 10X	72962		
83	100062	CAP, CERAM01 MFO, 103V, 10%	72982	F 1	
63	100062	CAP, CERAH, .01 MF0, 100V, 10%	72982	1035	
010	100062	CAP, CERAM, .01 MFO. 100V. 10%	72982	8121-1-64-45 1038	
113	100062	CAP, CERAM, .01 MFO, 100W, 10%	72982	503.	
C12	100062	CAP, CERAM, .01 MFO, 100V, 10%	28621	8121.100.45.0.	
C13	100062	CAP, CERAM, .01 MFO, 100V, 10X	72932	8121-186-#5fc- 103k	
10	200197	TRANSISTOR, NPW	04713	N-25-H10	
05	200197	TRANSISTOR, NPM	04713	WS-40	
63	200197	TRANSISIOR, MPH	04713	20-20	
24	200197	TRAMSISTOR, NPH	04713	27.4-6.40	

(CONT'D)
SYNCH
AMCC2
ASSY.,
PCB
ŧ
1728

	හ	
	_	
•		
	igure	
	بد	

. <u> </u>	RACAL -DANA P/M	REF RACAL-DANA DESCRIPTION	FSC	MFG. P/R
	611059	CONNECTOR, DIP, LOW PROFILE, 40P	91±56	240-4,1-5
OW PROFILE, 40P 91506 OW PROFILE, 16P (3 REG*0) 91506	210-75 5.41			

	401727 - PCB ASSY., DISPLAY KEYBOARD	PLAY KEYBOARD	3						X.C.
REF	RACAL -DANA	WILLIAM	FSC	PFG.	AEF 0€516,	RACAL -DAWA P/N	DESCRIPTION	S.	p/N
	r/n	CAS CERAN 1 NED 10M PROFILE, 20X	72932	8131LP-100-	CR10	210108	DIODE, LIGHT EMITTING, RED	25088	LDH513.
	100133			651-104M ·	CR11	210106	DIODE, LIGHT EMITTING, RED	25088	CONTIN
	100133	CAP, CERAM, 1 MFD, LOM PROFILE, 20X	72982	8131LP-100- 651-104M	CR12	210106	DIODE, LIGHT EMITTING, RED	25088	10431
1		CAO FERAN 1 NED 1 DU PROFILE. 20%	72982	8131LP-100-	CR13	210108	DIODE, LIGHT EMITTING, RED	25088	. Sharis.
	55 1001			651-104M	CR14	210108	DIODE, LIGHT EMITTING, RED	25088	108917
1	100133	CAP. CERAM1 MFO. LOW PROFILE, 203	72982	8131cP-100- 651-104M	CR15	210108	DIODE, LIGHT EMITTING, RED	: 25088	Wind A
	201011	CAD TRUTA 6 9 MEN 36V 20X	05397	T355F685M035AS	CR16	210106	0100E, LIGHT EMITTING, RED	88057	100111
	021011	CAO CEGAM 1 MED 104 PROFILE 20K	72982	8131LP-100-	CR17	210106	DIODE, LIGHT EMITTING, RED	25088	7.553
	100133	נאר, ערמאון, יו יי כן ניסן יוני ביי		651-104M	CR18	210108	DIODE, LIGHT EMITTING, RED	\$2088	10451
	100133	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	72982	8131LP -100- 651-104M	CR19	210106	DIODE, LIGHT EMITTING, RED	1 25038	104111
	1001	CAD CERAM 1 MED 1 DU PROFILE. 20X	72982	8131LP-100-	CR20	210106	DIODE, LIGHT EMITTING, RED	25083	5112837
	1001			651-104M	CR21	210106	DIODE, LIGHT EMITTING, RED	25088	710401
1	100133	CAP. CERAM, .1 MED, LOW PROFILE, 20%	72982	8131LP-100- 651-104M	CR22	210106	DIODE, LIGHT EMITTING, RED	25088	
	.,,,,,,	CAD CEDAN 1 MED 104 PROF 11 E 203	72982	813114-100-	CR23	210108	DIODE, LIGHT EMITTING, RED	25088	7216407
	100133	ייייי רבועון, יז די טי עסה ייייי בטי		651-104M	CR24	210108	DIODE, LIGHT EMITTING, RED	25082	(1.48 mg)
	210106	PIONE LIGHT ENITTING. RED	25088	гон1112	CR25	210108	DIODE, LIGHT EMITTING, RED	25088	
ļ	310106	GLODE LIGHT FRITTING. RED	25086	L.DH1112	CR26	210108	DIODE, LIGHT EMITTING, RED	25088	104517
	201010	OJO SMILLING TOUR SPEN	25088	L0H5122	CR27	210108	0100E, LIGHT EMITTING, RED	88092	TISHGI
1	001017	Acone a four cutting RFD	25088	L DH1112	CR28	210108	DIODE, LIGHT EMITTING, RED	82052	E S
	201017	blood, their distribution of a	2508B	1.0H1112	CR29	210106	OTODE. LIGHT EMITTING, RED	25088	Ę.
1	510106	UIVE, LIMI ENTITING, ALC	25088	+	CR 30	1 210106	DIODE, LIGHT EMITTING, RED	25088	
- 1	210108	DIUDE, LIGHT CHITTING, ACC	24088	+-	CR31	210106	DIODE, LIGHT EMITTING, RED	25088	13.45
-	901012	DIOUE, LIGHT CHITTING, AND	25088		CR32	210106	DIDDE, LIGHT EMITTING, RED	88092	
	901017	BLOCK, EIGHT CHILING, TE		+			Can Cultivate Product a	25.05	

(CON1.D)
KEYBOARD
ยรษน
ASSY
. PCB
1
1727

	REF	
11.	MFG.	
Figure /-3b		-

401727 -	PCB ASSY., 015	- PCB ASSY., DISPLAY KEYBOAND (CONF'D) Figure 7-36	2 7-36	u.	401/2/ - 408	2
REF DES 16.	RACAL-DANA P/N	DESCRIPTION	25.7	MFG. P/N	REF DES16.	NA.
CR34	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112	0.55	210
CR3S	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112	950	210
CR 36	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122	057	210]
CR 37	210108	D10DE, LIGHT EMITTING, RED	25088	LDH5122	D58	210
CR 38	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122	680	210
CR 39	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122	0810	210]
CR 40	210106	DIODE, LIGHT EMITTING, RED	25088	L0H1112	0511	210]
CR41	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122	0512	2101
CR 42	210108	DIODE, LIGHT ENITTING, RED	25088	L0H5122	0513	2101
CR43	210106	0100E, LIGHT EMITTING, RED	25088	LDH1112	6	6013
CR44	3210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112	• -	
CR45	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112		_
CR46	210108	OIODE, LIGHT EMITTING, REO	25088	L0H5122	R1	000
CR47	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122	R.2	000
CR 49	210106	0100E, LIGHT EMITTING, RED	25088	LDH1112	R3	000
CR50	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122	84	000]
CR51	210108	DIODE, LIGHT EMITTING, RED	25088	LDII5122	RS	000
CR 52	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112	R6	000
CR53	1 210108	DIODE, LIGHT EMITTING. RED	25088	LDH5122	R.7	000
CR54	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122	SI	6012
051	210105	DISPLAY, NIMERIC, RED, R.H. DECIMAL	25088	01-76510	55	6012
052	210105	OISPLAY, NUMERIC, REO, R.H. DECIMAL	25088	01-76510	5.3	2109
053	210105	OISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01,-76510	Z,	901
054	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510		

401727 - PCB ASSY., DISPLAY KEYBOARD (CONT'D)

REF 0ES16.	RACAL -DANA P/N	DESCRIPTION	Ä	MFG.
0.55	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	
950	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	88052	re:
057	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25058	2012
D58	210105	DISPLAY, NUMERIC, RED. R.H. DECIMAL	25088	01,-75512
089	210105	DISPLAY, MUMERIC, RED, R.H. DECIMAL	25088	5.52.73
0810	210105	DISPLAY, MUMERIC, RED, R.H. DECIMAL	25088	[02-7853C
0511	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
0512	210104	DISPLAY, 7 SEGMENT, 4 DIGIT	25088	913461
0513	210104	DISPLAY, 7 SEGMENT, 4 DIGIT	25008	Dt 315M
o.	601223	CABLE ASSY., 34 COMDUCTOR	52072	CA-030:1975. 126534:1032-5- 00-003
8.1	000561	RES, CARBON, 560 OPM, 5%, 1/44	81349	RC076756.,
R2	000561	RES. CARBON, 560 OHM, 5%, 1/4W	81349	TC075750:
83	000103	RES, CARBON, IOK, 5%, 1/4W	81349	R.O.T. 133
84	000103	RES, CARBON, IOK, 5%, 1/4N	81349	2012311630
RS	000561	RES, CARBON, 560 OFF, 5%, 1/4W	81349	*C075554:2
R6	0000103	RES, CARBON, 10K, 5%, 1/4W	81349	- acewir 1.33.
R.7	000103	RES, CARBON, 10K, 5%, 1/4W	. 31349	REU/51:03;
\$1	601211	SWITCH, PUSHBUTTON	21793	112109
52	601211	SWITCH, PUSHBUITON	21793	112109
53	601211	SALECH, PUSHBUTION	21793	10.00
5.4	601211	SWITCH, PUSHBUTTUN	21793	

11797	מנם פככא מוכנ	Figur	Figure 7-36	~ ***	401727 -	PCB ASSY., DIS	401727 - PCB ASSY., DISPLAY KEYBOAKD (CONT'O)
- /7/1/	1				1		
REF.	RACAL-DANA	DESCRIPTION	FSC	MFG. P/N	0ES16.	RACAL-UANA P/N	DESCRIPTION
					.t		CHITCH CHEMONITON
, v	601211	SWITCH, PUSHBUTTON	21793 601211	601211	523	1 2179	SWITCH, PUSHBUILDIN
:							CHITCH DECUDITION
92	601211	SWITCH, PUSHBUTTON	21793 501211	112109	230 00771		OWITHING TOUGHTON
,						401011	COLLEGE CONTROLLEGE
			10101		-		

- T	RACAL- P/N	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	306026	230457	23045	230380	23050	23038	23038(23063	23036		08005	I DROD2
401727	REF OESIG.	\$29	230	\$31	232	533	\$34	\$35	536	\$37	\$38	\$39	240	\$41	=	n5	U3	45	US	90	10	80		7.1	7.2
ſ	ļ				, , ,											T				T					
ч.	MFG. P/N	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	505031
-36	FSC	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	21793	
Figure 7-36																									
(CONT.D)		SHBUTTON	SHBUTTON	SHBUTTON	SKBUTTON	SHBUTTON	SHBUTTON	SHRUTTON	SHBUTTON	SHBUTTON	SHBUTTON	SHBUTTOM	SHBUTTON	SHBUTTON	ISHBUTTON	SHBUTTON	SHBUTTON	SHBUTTON	SHBUTTON	SHBUTTON	JSHBUTTON	JSHBUTTON	USHBUTTON	PUSHBUTTON	
PLAY KEYBOAR	DESCRIPTION	SWITCH, PUSHBUTTON	SWITCH, PUSHBUTTON	SHITCH, PUSHBUTTON	SWITCH, PUSHBUTTON	SWITCH, PUSHBUTTON	SWITCH, PUSHBUTTON	SWITCH, PUSHBUITON	SWITCH, PUSHBUTTON	SHITCH, PUSHBUTTON	SWITCH, PUSHBUTION	SWITCH, PUSHBUTTON	SHITCH, PI	-											
- PCB ASSY., DISPLAY KEYBOARD (CONT'D)	RACAL-DANA P/N	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	601211	. 601211	601211	601211	601211	601211	601211	
									\$12	\$13	\$14	\$15	516	\$17	\$18	\$19	\$20	125	\$22 .	\$23	\$24	\$25	526	527	

-				
REF OESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	P/N
\$29	601211	SWITCH, PUSUBUTION	21793	631271
\$30	601211	SWITCH, PUSHBUITON	21793	6017:3
\$31	601211	SWITCH, PUSHBUITON	21793	501211
532	601211	SWITCH, PUSHBUTION	1 21793	551311
\$33	601211	SWITCH, PUSHBUITON	21793	50,211
534	601211	SWITCH, PUSHBUITON	21793	10000
\$35	601211	SWITCH, PUSHBUTTON	21793	5017.1
536	601211	SWITCH, PUSHBUTTON	21793	601211
\$37	601211	SWITCH, PUSHBUTION	21793	50121.
\$38	601211	SWITCH, PUSHBUTTON	21793	60:21:
\$39	601211	SWITCH, PUSHBUITON	21793	6017
540	601211	SWITCH, PUSHBUTTON	21793	C
\$41	920905	SHITCH, MOMENTARY, SPST	319:4	81514
ī	230457	IC, LED DRIVER	50579	
u2	230457	IC, LED DRIVER	50579	110472134
13	230386	1C, DIGITAL	27014	(120)
0.4	230506	1C, INTERFACE 8-01GIT LEO DRIVES	32293	ICM72155
US	230386	IC, DIGITAL	27014	7415273
90	230386	ic, Digital	27013	2.2077
107	230636	IC, OCTAL BUFFER	18324	740.50448
8n	230368	IC, DEPARETIPLEXER	27014	3415138
21	080020	RES NETWORK, 470 OHM, 10P9R	11236	750-101-8910
72	080023	RES NETWORK, CERMET, 4.7K., 8P7R, 2%	11236	750-51-84, 74

		And The Annual Control of the Annual Control	Figure 7-36		404331 - /	404331 - ASSY., REAR PANEL	13	Figure 7-39 E	***
401727 -	PCB ASSY., UISH	401727 - PGB ASSY., ULSCLAT ACTORNAGO (LOGI) UJ REF RACAL-DANA		HFG.	REF DES16.	RACAL - DANA P/H	OESCRIPTION	325	₩.6. ₽/א
06516.	N/d	DESCRIPTION	10716	411727	8200	921015	FAN, DC, 20 CFM, 2.38 SQ	21793	921015
56	411727	PCB, DISPLAY, KETBUAKU (UNLUANCU)	27.77				the state of the s		
52	454817	SPACER, LED, 7 POSITION (2 REQ'D)	21793	454817	0023	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	73555558Y 75~
30	454817-021	SPACER, LED, 3 POS. MOD.	21793	454817-021	C201	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1355F63EYC35
12	454817-022	SPACER, LEO, 4 POS. MOO.	21793	454817-022				15277	2K138
39	611057	SPACER, LED, 1 POS. (7 REQ'D)	21793	611057	CR200	230594	IC, FOLL WAYE NELL: ON PUBL	11117	
40	611065	SPACER, 14-PIN DIP (2 REQ'D)	32559	814-100	3211	601219	CONNECTOR, PWR, EMI FILTER	05245	Ď.ď4
43	921007	CAP, SWITCH, GRAY (25 REQ'0)	21793	921007				2000	
44	921009	CAP, SWITCH, BLUE	21793	921009	P11	601215	CONNECTOR, PWR, HOUSING, 15P	6//00	5-2020-1
46	921049-01	CAP, SWITCH, *1*	21793	921049-01	P13	601216	CONNECTOR, PWR, HOUSING, 6P	00779	1 -35028 1 -9
47	921049-02	CAP, SWITCH, "2"	21793	921049-02	P20	611055	CONNECTOR, CABLE, 4 PIR	00779	530554-3
48	921049-03	CAP, SWITCH, "3"	21793	921049-03	0500	200301	TRANSISTOR, PWP, PWR, 75W	04713	M-E24551
49	921049-04	CAP, SWITCH, "4"	21793	921049-04	0201	200302	TRANSISTOR, NPN., PWR., 75W	04713	MJE 3055 F
20	921049-05	CAP, SWITCH, "5"	21793	921049-05				9	ALC ANNUAL TO A CONTRACT OF THE PARTY OF THE
15	921049-06	CAP, SWITCH, "6" (2 REQ'D)	21793	921049 -06	8200	601112	SWITCH, ROCKER, DPS1	TABLE 8.	2011 Cdes
52	921049-07	CAP, SWITCH, "7"	21793	921049-07					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
53	.921049-08	CAP, SWITCH, "8"	21793	921049-08	n200	230788	IC, LINEAR, V REG	04713	[M340]A: -3
54	921049-09	CAP, SWITCH, "0"	21793	921049-09	2	404331-001	ASSY., REGULATOR	21793	404333-001
55	921049-010	CAP, SWITCH, "."	21793	921049-010	5	404331-002	ASSY., POWER RECPTLE	21793	104321.012
95	921049-011	CAP, SWITCH, "EXP"	21793	921049-011	10	454592	BOOT, CONN. INSULATOR	21793	194892
57	921049-012	CAP, SWITCH, "CE"	21793	921049-012	11	454763	PANEL, REAR	21793	454763
58	921049-013	CAP, SHITCH, "+/-"	21793	921049-013	13	454822-020	HOUSING, FAN, STD.	21793	454822~039
week-communities of the community of the	The state of the s				4	454823	GUARD, FINGER, FAN	21793	454823

5485 454325

21793

REATSINK, BRKI, RIGHT HEATSINK, BRKT, LEFT

454823 454824 454825

15 15 16

Figure 7-39	
(כטאנ.ם)	
- ASSY., REAR PAKEL (CONI'D)	
404331 -	

C. PACAL-DAVA DESCRIPTION STR, 186, RED — — — — — — — — — — — — — — — — — —	1000	1				Ľ	13
522222 WIRE, IEFLON, STR, 186, RED	EF S1G.	RACAL -DAKA P/H	DESCRIPTION	FSC	MFG. P/N	*81	No.
500052 WIRE, ITELOW, STR, 18G, MIT — — — — — — — — — — — — — — — — — —	17	522222	WIRE, TEFLON, STR, 18G, RED	İ	1	<u>vo 1</u>	\sim
500061 WIRE, TEFLON, STR, 186, WHT — — — — — — — — — — — — — — — — — —	81	50005	WIRE, TEFLON, SIR, 18G, BLK	l		ر ک	55
500064 TUBING, SHRINK, .09310, BIK	61	500061	WIRE, TEFLON, STR, 186, WHI			<u> </u>	5
52233 WIRE, TEFLON, STR, 186, BLK/RED	50	500064				<u> </u>	8
\$00070 WIRE, IEFLOW, STR, 186, BLK/RED — — — — — — — — — — — — — — — — — —	21	522333	WIRE, TEFLON, STR, 186, ORG	1		<u> </u>	
500071 WIRE, TEFLON, STR, 18G, BLK/ORG	22	500070	WIRE, TEFLON, STR, 186, BLK/RED			91	2
502224 WIRE, TEFLON, STR, 186, WIT/ORG — — 522244 WIRE, TEFLON, STR, 186, YEL — — 500212 WIRE, TEFLON, STR, 186, GRN — — 500214 WIRE, TEFLON, STR, 186, GRN/YEL — — 500215 WIRE, TEFLON, STR, 186, GRN/YEL — — 500216 WIRE, TEFLON, STR, 186, BLU — — 500217 WIRE, TEFLON, STR, 186, BLU — — 60022 LUG, SOLDER — — — 600745 TERMINAL, RECEPTACLE 00779 60196-3 60196-3 601011 TERMINAL, CRIPP, 18-26 00779 60159-2 601212 61011 TERMINAL, CRIPP, 18-26 53421 118R 61012 TERMINAL, CRIPP, 18-26 53421 118R 61012 TERMINAL, CRIPP, 19-22 STYLE 1674 61085 SCREW, PPH, 4-40 X. 375 — — 610869 SCREW, PPH, 4-40 X. 375 — — 61065 TUBING, CLR, 3-116* DIA — —<	23	500071	WIRE, TEFLON, STR, 18G, BLK/ORG			9	35
520244 WIRE, TEFLON, STR, 186, GRN — 500212 WIRE, TEFLON, STR, 186, GRN — 500214 WIRE, TEFLON, STR, 186, GRN/YEL — 500215 WIRE, TEFLON, STR, 186, BLU — 500216 WIRE, TEFLON, STR, 186, WID — 5202777 WIRE, TEFLON, STR, 186, VID — 600022 LUG, SOLDER 83330 1416-6 600121 TERMINAL, CRIPP, .039 DIA 00779 60196-3 601011 TERMINAL, CRIPP, 18-26 00779 60126-3 610177 CABLE TIE \$3421 118R 610850 WASHER, INSULATING, TIP-32 STALE 18565 60-11-5791- 610888 SCREW, PPH, 4-40 X. 375 — — 610689 TUBING, CLR, 3/16" DIA — — 611052 TUBING, PLA, PH, 9-40 X. 375 — — 610689 SCREW, PDH, 4-40 X. 375 — — 610689 TUBING, PLA 375 — — 610689 TUBING, PLA 375 — —	24	500074	WIRE, TEFLON, STR, 18G, WHI /ORG	1			
500212 WIRE, TEFLON, STR, 186, GRN — — 500214 WIRE, TEFLON, STR, 186, GRN/YEL — — , 500215 WIRE, TEFLON, STR, 186, BLU — — , 500216 WIRE, TEFLON, STR, 186, BLU — — , 500216 WIRE, TEFLON, STR, 186, BLU — — , 500216 WIRE, TEFLON, STR, 186, BLU — — , 500722 LUG, SOLDER B33330 1416-6 , 600745 TERMINAL, RECEPTACLE 00779 60196-3 , 601212 TERMINAL, CRIPP, 18-26 00779 60159-2 , 610777 CABLE TIE 53421 118R , 610820 WASHER, SHOULDER, TO-220 13103 14875 , 610851 WASHER, SHOULDER, TO-220 1356-5 1674-5791- , 610889 SCREW, PPH, 4-40 X .375 — — , 610859 TUBING, CLR, 3/16* DIA — — , 611052 TUBING, REY, POLARIZING, PLIG — —	25	522244					
500214 WIRE, TEFLON, STR, 186, BRN — 500215 WIRE, TEFLON, STR, 186, GRN/YEL — , 500216 WIRE, TEFLON, STR, 186, BLU — , 522777 WIRE, TEFLON, STR, 186, VIO — , 600022 LUG, SOLDER — , 600745 TERMINAL, RECEPTACLE 00779 , 601011 TERMINAL, CRIPP, .039 DIA 00779 , 601212 TERMINAL, CRIPP, .039 DIA 00779 , 601212 TERMINAL, CRIPP, .039 DIA 00779 , 61031 TERMINAL, CRIPP, .039 DIA 13103 , 61032 LASHER, SHOULDER, TO-220 13103 , 610851 MASHER, SHOULDER, TO-220 13103 , 610852 LUBING, CLR, 3716* DIA — , 610853 SCREW, PPH, 4-40 X.375 — , 610854 KEY, POLARIZING, PLIG 90779	95	500212	STR, 186,	ĺ			
500215 WIRE, IEFLON, STR, 186, GRN/YEL — — 520216 WIRE, TEFLON, STR, 186, BLU — — 522777 WIRE, TEFLON, STR, 186, VIO — — 600022 LuG, SOLDER — — 600745 TERMINAL, RECEPTACLE 00779 60196-3 601011 TERMINAL, CRIPP, 18-26 00779 60159-2 601212 TERMINAL, CRIPP, 18-26 00779 641294-1 610377 CABLE TIE 53421 118R 610850 WASHER, SHOULDER, TO-220 13103 14875 610851 WASHER, INSULATING, TIP-32 STYLE 18565 60-11-5791- 610859 SCREW, PPH, 4-40 X.375 — — 610859 TUBING, CLR, 3716* DIA — — 611052 TUBING, CLR, 3716* DIA — —	15	500214	WIRE, TEFLOM, STR, 18G, BRN				
** 500216 WIRE, TEFLON, STR, 186, BLU — — — 522777 WIRE, TEFLON, STR, 186, VIO — — — 600022 LUG, SOLDER 83330 1416-6 600745 TERMINAL, RECEPTACLE 00779 60196-3 601011 TERMINAL, CRIMP, 18-26 00779 60159-2 610122 TERMINAL, CRIMP, 18-26 00779 641294-1 610777 CABLE TIE \$3421 118R 610820 WASHER, SHOULDER, TO-220 13103 14875 610851 WASHER, HINSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X.375 — — 610850 TUBING, CLR, 3/16* DIA — — 611052 KEY, POLARIZING, PLUG 90779 8/0779	28	500215	WERE, TEFLON, STR, 186, GRN/YEL				
522777 WIRE, TEFLON, STR, 18G, VIO — — — 600022 LUG, SOLDER 83330 1416-6 600745 TERMINAL, RECEPTACLE 00779 60196-3 601011 TERMINAL, CRIMP, .039 DIA 00779 60159-2 601212 TERMINAL, CRIMP, 18-26 00779 641294-1 610777 CABLE TIE 53421 T18R 610820 WASHER, SHOULDER, T0-220 13103 14875 610851 WASHER, HYSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3716* DIA — — 611052 KEY, POLARIZING, PLNG Q0779 870779	. 63	500216	WIRE. TEFLON, STR, 18G, BLU				
600022 LUG, SOLDER 83330 1416-6 600745 TERMINAL, RECEPTACLE 00779 60196-3 601011 TERMINAL, CRIMP, 18-26 00779 60059-2 601212 TERMINAL, CRIMP, 18-26 00779 641294-1 610777 CABLE TIE 53421 T18R 610820 WASHER, SHOULDER, TO-220 13103 14875 610851 WASHER, HNSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X.375 — — 500056 TUBING, CLR, 3716* DIA — — 611052 KEY, POLARIZING, PLUG 00779 87077-1	30	522777	186,				
600745 IERMINAL, RECEPTACLE 00779 60196-3 601011 IERMINAL, CRIMP, .039 DIA 00779 60059-2 601212 IERMINAL, CRIMP, 18-26 00779 641294-1 610777 CABLE TIE 53421 118R 610820 WASHER, SHOULDER, T0-220 13103 14875 610851 WASHER, HNSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3/16* DIA — — 611052 KEY, POLARIZING, PLUG 00779 8/0279-1	31	600022	LUG, SOLDER	83330	1416-6		
601011 TERMINAL, CRIMP, 18-26 00779 60059-2 601212 TERMINAL, CRIMP, 18-26 00779 641294-1 610277 CABLE TIE 53421 T18R 610820 WASHER, SHOULDER, TO-220 13103 14875 610851 WASHER, INSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3/16* DIA — — 611052 KEY, POLARIZING, PLIG 00779 8/0279	33	600745	TERMINAL, RECEPTACLE	67700	60196-3		
601212 TERMINAL, CRIMP, 18-26 00779 641294-1 610777 CABLE TIE 53421 T18R 610820 WASHER, SHOULDER, T0-220 13103 14875 610851 WASHER, INSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3/16" DIA — — 611052 KEY, POLARIZING, PLUG 00779 8/0277-1	35	601011	CRIMP,	67.00	2-65009		
610877 CABLE TIE 53421 T18R 610820 WASHER, SHOULDER, T0-220 13103 14875 610851 WASHER, HNSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3/16* DIA — — 611052 KEY, POLARIZING, PLNG 00779 8/0277-1	38	601212	TERMINAL, CRIMP, 18-26	00779	641294-1		
610820 WASHER, SHOULDER, TO-220 13103 14875 610851 WASHER, INSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 x .375 — — 500056 TUBING, CLR, 3/16" DIA — — 611052 KEY, POLARIZING, PLIG 00779 8/027-1	7	610777	CABLE TIE	53421	118R		
610851 WASHER, INSULATING, TIP-32 STYLE 18565 60-11-5791- 610889 SCREW, PPH, 4-40 X .375 — — 500056 TUBING, CLR, 3/16" DIA — — 611052 KEY, POLARIZING, PLUG 00779 8/10/7-1	16	610820	MASHER, SHOULDER, TO-220	13103	14875		
610859 SCREW, PPH, 4-40 x .375 — — — — — — — — — — — — — — — — — — —	83	610851	WASHER, INSULATING, TIP-32 STYLE	18565	60-11-5791- 1674		
500056 TUBING, CLR, 3/16* DIA — 611052 KEY, POLARIZING, PLIG 00179 8/1077-1	19	610889	4-40 X				
611052 KEY, POLARIZING, PLUG 00779 87077-1	90	500056	TUBING, CLR, 3/16" DIA				
	51	611052	KEY, POLARIZING, PLHG	97/00	1-77078	****	

404331 -	40433I - ASSY., REAR PANEL (CONT'D)	ANEL (CONT'D)	Figure 7-39	-39	~. «C
REF DES16.	RACAL -DANA P/N	DESCRIPTION		FSC	₩.G. P/H
52	611053	TERMINAL. CRIMP (2 REQ'D)		90779	536553-2
55	615068	SCREW, PPH, 6-32 X 1.50 (4 REQ'D)			
57	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (4 REQ'D)	4 REQ'D)	78189	
59	617005	NUI, HEX, 6-32			100.7
61	617103	WASHER, FLAT, #6, LIGHT SERIES (4 REQ'D)	{g.t	1	
63	617128	WASHER, LOCK, #6, LIGHT SERIES (4 REQ'D)	(0.8		PROPERTY OF THE PERSON NAMED IN COLUMN NAMED I
66	020364	FISE STORIO 1A		75915	313.0015

September)

	i.
Figure 7-4	
R INPUT	NOTTOTOS
401752 - PCB ASSY., REAR INPUT	REF RACAL DANA
401752	REF
Figure 7-40 A \	W.E.
ASSEV., REAR INPUT (OPT. 01)	

401363	P/N DESCRIPTION	FSC	P/#
401/20	PCB ASSY., REAR INPUT	21793	401/52
5 601222	CABLE ASSY., 72 CONDUCT	21793	601222
7 611058	STANDOFF, 6-32 x 1.25 (5 REQ'D)	06540	8224-55-0632-F
9 616255	SCREW, PPH, SEMS ASSY (9 REQ'D)	21793	616255

			*	
REF DCS16.	PACAL -DANA P/N	DESCRIPTION	FSC	₩6. ₽/N
	411752	PCB, REAR LIPUT (IMLOAMED)	21793	111752
4	601213	CONNECTOR, EDGE, PLUG 72 PIN (2 REG'D)	57856	PR3b-6141-15
9	610227	NUT, PRESS, 2-56 (4 REQ'D)	46384	KF2-256
8	615017	SCREW, PPH, 2-56 X .438 (4 REQ'D)	1	
6	950962	LOCTITE, 242, MED STR	05972	242
10	610198	WASHER, FLAT, NYLOW, #4 (4 REQ'D)	82698	5610-10-31

8	ś
OUT A L ST	3
000	
i v	5
5	5
4	284

84	384 + OPI, DAE, USUILLAIUN	LLAIUN		
ق ا	RACAL -DANA P/H	DESCRIPTION	FSC	MFG. P/N
	404386	OSCILLATOR ASSY	21793	404386
	610777	CABLE TIE	53421	118#
	611067	SCREW, METRIC, M3 X B (2 REQ'D)	ar de Assalidado	Tablemanna.
	617102	WASHER, FLAT, 14, LIGHT SERIES (2 REQ'D)		***************************************
	617127	WASHER, LOCK, 14, LIGHT SERIES (2 REQ'D)	1	

04E)
(0PT.
ASSY.
OSCILLATOR
98 - (
∞

404300	להלא השניה השניה של היים בי היים להיים היים היים היים היים היים הי			
REF DES1G.	RACAL - DANA P/N	0ESCR1PT10M	FSC	MG. P/N
M.	611056	CONNECTOR, CABLE. 5-PIN	21793	511056
-	401822	PCB ASSY, WAUBLER	71731	100 100 100 100 100
2	454879	FREQUENCY SIO, 5 MIL	21793	354330
4	500064	TUBING, SHRINK, .093 ID	-	:
9	610304	SPACER, 1/4 0 X 1/2 LG (2 REQ'D)		-
8	611074	SCREW, METRIC, M3 X 10 (2 REG'D)		
10	617102	WASHER, FLAT, #4, LIGHT SERIES (2 REQ'D)	1	
11	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)		
13	500005	TUBING, SHRINK, .125 ID, BLK	29005	\$4F-140-1-178
15	500174	CABLE, COAX, LOW THERMAL	2179.5	50017.
13	524555	WIRE, TEFLEN, STRANBLED, 24 GA, GRN	1 1	
18	524929	WIRE, IEFLON, STRANDED, 24 GA, WHI /RED	-	
50	610777	CABLE TIE	53421	1138
22	611052	KEY, POLARIZING, PLUG	97.790	37077-1
23	611053	TERMINAL, CRIMP	00779	530553-2

2000			
Company of the Compan	THE COURSE OF THE PARTY OF THE		
7 M 1057/1027 - /9550b	4	Figure 7-44	in the
1300 VONC/ VOCC - COCACA			

1KS1G. 82. C1-9 R- C1-3 R- C1-	RACAL - DANA P/N R-21-1801	DESCRIPTION	FSC	P/N
	-21-1801			
	-	CAP, CHIP, 10MF	95275	v.31206 Y103PfF
	K-22-1029	DIODE, STLICON	14433	114149
L.1	101018	CHOKE, 10%, 100 UH	83125	INDIANI
01-2	-670n7	ERANS, PMP	04/13	queen?
03-5 20	200298	TRANS, NPN	04713	2N3904
R1 R-	R-20-5776	RES, CHIP, 33 OHN, 1/84, 5X, 2007	65940	MCR18-33 OHM-5%
R2-3 R.	R-20-5764	RES, CHIP, 100 OHM, 1/8W, 5%	65940	MCR18-100 OHM-5%
R4 R	R-20-5792	RES, CHIP, 1K, 1/8W, 5X, 200V	65940	MCR19-1K-5%
R5-6 R	R-20-5785	RES, CHIP, 470 OHM, 1/8W, 5x	65940	MCR18-470 UHM-5%
R7 R	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5x, 2009	65940	MCR18-1.5K-5%
R8.9 R	R-20-5798	RES, CHIP, 3.9K, 1/8W, 5X, 200V	65940	MCR18-3.9K-5%
R10 R	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5%, 200V	65940	MCR18-1.5K-5%
RII R	R-20-5792	RES, CHIP, IK, 1/8W, 5%, 200V	p5940	MCR13-1K-5%
R12 R	R-20-5808	RES, CHIP, 39K, 1/8W, 5X, 200V	65940	MCR18-39K-5%
RI3 R	R-20-5803	RES, CHIP, 15K, 1/8M, 5X, 200V	65940	MCR18-15K-5%
R14 R	R-20-5816	RES, CHIP, 330K, 1/8W, 5X, 200Y	95940	MCR18-330K-5x
RIS R	R-20-5768	RES, CHIP, 10K, 1/8W, 5X, 200V	65940	MCR18-10K 0HM-5x
RIÓR	R-20-5792	RES, CHIP, 1K, 1/8W, 5%, 2004	65940	MCR18-1K-5%
R17-18 R	R-20-5798	RES, CHIP, 3.9K, 1/8W, 5%, 200V	65940	MCR18-3.9K-5%
R19	R-20-5764	RES, CHIP, 100 OHM, 1/84, 5%	65940	MCR18-100 UHM-5%
R20 R	R-20-5792	RES, CHIP, 1K, 1/84, 5X, 200V	65940	MCR18-1K-5%
R21 R	R-20-5814	RES, CHIP, 51 OHM, 1/84, 52, 200V	65940	MCR18-51 OHN-5%
11-2	R-23-7149	TRANSFORMER	21793	R-23-7143
TP.1 R	R-24-3537	TERMINAL ASSY.	21793	R-24-3537
10 4	411822	PCB, DOUGLER (UNLOADED)	21793	411822
5d	R-24-3519	AV LUGS (3 RLQ'U)	19738	AVLUG1107/U203

		in the second se		38
REF	RACAL DANA	MOTOGODIA	FSC	P/N
DES 16.	F/3	Kacali Itor I		
1-	420204	FUSE, SLO BLO, .50A., 250V	: 75915	75915 3063/2005

404293 - BOTTON COVER ASSEMBLY

Figure 7-48

RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
454351	BAIL	21793	454351
454354	COVER	21793	454354
920958	RIVET (4 REQ'D)	98388	3188
454355	PAD, FOOT (4 REQ'D)	21793	454355
920504	ADHESIVE, SCOTCH GRIP	04963	4475
454621	F00T (4 REQ'D)	21793	454621
610554	SCREW, TAP, #8-18x3/8, TYPE B (4 REQ'D)	08226	PTH-8-18x3/8- SS-BLK
454542	PLATE (4 REQ'D)	21793	454542
	454351 454354 454354 920958 454355 454621 610554		BAIL COVER RIVET (4 REQ'D) PAD, FOOT (4 REQ'D) ADHESIVE, SCOTCH GRIP FOOT (4 REQ'D) SCREW, TAP, #8-18x3/8, TYPE B (4 REQ'D) PLATE (4 REQ'D)

404183 -	RACK SLIDE KIT	Figure 7-49		
REF. DES16.	RACAL -DANA P/N	DESCRIPTION	FSC	MFG. P/N
-	454597	RETAINER, COVER (2 REQ'D)	21793	454597
2	454488	KIT, BRACKET (INCLUDES ITEMS 6 THRU 10)	21793	454488
ಣ	610920	NUT, RETAINER (8 REQ'O)	21793	610920
4	615091	SCREW, PPH, 10-32x.500 (8 REQ'D)	21793	615091
25	454489	SLIDE (2 REQ'D)	21793	454489
9	-	SCREW, PPH, 8-32x.375 (8 REQ'D)	90696	MS35206-243
7	-	BRACKET (4 REQ'D)	05236	SP0551
8		NUT, #8-32 (8 REQ'D)	90696	MS35649-282
6	1	WASHER, LOCK , #8 (8 REQ'D)	90696	MS35338-42
10	-	WASHER, FLAT, #8 (8 REQ'D)	88044	AN960-8
	610910	SCREW, PPH, 8-32x.312 (8 REQ'D)	21793	610910
12	615325	SCREW, PFH, 8-32x.500 (4 REQ'D)	21793	615325
E.T.	610921	WASHER, FLAI, #8 (2 REQ'D)	21793	610921
14	454422	EAR, MOUNTING (2 REQ'D)	21793	454422
15*	615093	SCREW, PPH, 10-32x.750 (4 REQ'D)	21793	615093
15*	611011	SCREW, PFH, MAX12 (4 REQ'D)	21793	611011
16	454490	MOUNTING BLOCK, SLIDE (6 REQ'D)	21793	454490
17	454323	INSERT, CORNER (2 REQ'D)	21793	454323

*For Ref. Desig. 15, use screw with English or metric dimensions as appropriate.

AMENDMENT

Racal-Dana Model 1995/1996 Instruction Manual Publication No. 980599 January 5, 1989

- 1. Add the following subassemblies to the Drawings section:
 - a. Insert Change Page 7-48, 404293, Bottom Cover Assembly.
 - b. Insert Change Page 7-49, 404183, Rack Slide Kit.
- 2. Add the following Parts Lists for the above two assemblies:
 - a. Insert Change Page 8-39, 404293, Bottom Cover Assembly.
 - b. Insert Change Page 8-40, 404183, Rack Slide Kit.
- 3. Page 7-9. Schematic, Channel C (Zone D4-6):
 - a. Change "L2" to "R9".
 - b. Change "L3" to "R11".
 - c. Change "L4" to "R15".
- 4. Page 8-5, 404332 Chassis Parts List:
 - a. Ref(erence) Desig(nator) "9" should be "4".
 - b. Ref(erence) Desig(nator) "12":

Change Racal-Dana and Manu(facturers) P/N to "454762".

c. Ref(erence) Desig(nator) "14":

Change Racal-Dana and Manu(facturers) P/N to "454765".

5. Page 8-6, 404389 Channel C Parts List:

Ref(erence) Desig(nator) C23:

- a. Change Racal-Dana P/N to "R-21-1788".
- b. Change Manu(facturers) P/N to "VJL206A120JF".

6. Page 8-7, 404389 Channel C Parts List:

Ref(erence) Desig(nator)s R9 and R11:

- a. Change Racal-Dana P/N to "R-20-5786".
- b. Change resistor value to "270 ohm".
- c. Change Manu(facturers) P/N to "MCR18-270-5PCT".
- 7. Page 8-16, 401725 Motherboard Parts List:

Add R52 and R53, Racal-Dana P/N 000511,

RES, CARBON, 510 ohm, 5%, 1/4 W,

FSC: 81349 MFG. P/N: RC07GF511J

- 8. Page 8-37, 404386, Oscillator Assembly Parts List:

 Ref(erence) Desig(nator) "J4" should be "J14".
- 9. Page 8-38, 401822, Doubler Parts List:

 Ref(erence) Desig(nator) "58" should be "68".

	RACAL-DANA P/N	DESCRIPTION	: FBC	MANUFACTURER'S P/N
J23	1600545	'PLUG, 3 PIN	27264	1625-3P-1
PPI	601216	CONNECTOR, PWR. HOUSING, 6 PIN	:00779	[1-35-0241-9
{1}1	1401858	IPCB ASSY, RUBIDIUM OSC. P.S.	121793	401858
	1404565	MODULE ASSY, RUBIDIUM OSCILLATOR	121793	1404565
(5)1	1455187	MOUNTING BRACKET, RUBIDIUM OSC.	121793	1455187
,	1455189	MOUNTING PLATE, POWER SUPPLY	[21793	455189
[{8}A/R	1500002	TUBING, SHRINK, .187 ID	180945	M23053/5-105-0
[{\$}A/R	i 500 1 3 3	CABLE, SHIELDED, 22GA, 3 COND.	170903	<u> 18771</u>
1111A/R	[520111	WIRE, TEFLON STRANDED, 20G,	i —	l space
{12}A/R	520333	WIRE, TEFLON STRANDED, 20GA, BRN	440	-
{13}A/R	1520444	WIRE, TEFLON COATED, STRANDED, 20GA, YEL		<u> </u>
{14}A/R	i 520555	WIRE, TEFLON STRANDED, 20 GA, GRN	:	!
(16)3	1600380	ITHERMINAL PIN, MALE, .062 (3 REQ'D)	27254	1854
1 { 19 } 5	1601212	ITERMINAL, CRIMP, 18-25	100779	1641294-1
{21}3	601696	IWIRE SPLICE, 22-18GA (3 REQ'D)	.53387	! 558
1 (23)4 +	-1-610777	CABLE TIE	116956	108-432
(26)4	1615045 ,	SCREW, PPH, 4-40X,437	!	-
{28}4	615556	ISCREW, PFH, 6-32 X .250		
(30)5	1616252	ISCREW, PPH, SEMS ASSY, 4-40X.312	78189	63-040545-25
	1617102	IWASHER, FLAT, #4, LIGHT SERIES	t -	! =
1 (34)4	1617127	WASHER, LOCK, #4, LIGHT SERIES	ł	i

REF DESIG.	RACAL-DANA P/N	! DESCRIPTION	FSC	MANUFACTURER'S P/N
P23	1600379	TRECEPTACLE, 3-PIN	127264	11625-3R
{1}1	1455185	THEAT SINK, RUBIDIUM OSC.	21793	1455185
	1455186	COVER, RUBIDIUM OSC. HOUSING (2 REQ'D)	21793	1455186
	455188	ISIDE PLATE, OSC. HOUSING (2 REQ'D)	121793	1455188
{5}A/R	1500002	[TUBING, SHRINK, . 187 ID	18C945	IM23053/5-105-0
(6)A/R	500064	TUBING, SHRINK, .093 ID, BLK	29005	RNF-100-1-3/32
	1500254	CABLE, COAXIAL, 50 OHM	192194	19178B
	1520111	WIRE, TEFLON STRANDED, 20G.	152:54	1-
{10}A/R	1520333	WIRE, TEFLON STRANDED, 20GA, BRN	1	1
(11)A/R	1520444	WIRE, TEFLON COATED, STRANDED, 20GA, YEL	i _	1
{12}A/R	•	WIRE, TEFLON STRANDED, 20 GA. GRN		i
{15}3	600381	[TERMINAL PIN, FEMALE, .062 (3 REO'D)	27264	102-06-1855
	1610777	CABLE TIE	116956	08-432
1 1	611052	KEY, POLARIZING, PLUG	100779	187077-1
	1611053	TERMINAL, CRIMP	00779	1530553-2
	1	CONNECTOR, CABLE, 5-PIN	121793	1617056
-	611178	TIE WRAP, SCREW MOUNT	106915	IW1TS-18MR
	1615047	SCREW, PPH, 4-40 X -625 (2 REQ'D)	1-00313	W 10 - 10 MR
	1615541	SCREW, PFH, 4-40X,250		1 -
	615543	ISCREW, PFH, 4-40X,375		
	615705	SCREW, PFL, 4-40 X ,500 (4 REQ'D)		i
	1617102	WASHER, FLAT, #4, LIGHT SERIES	1	1
	1617127	WASHER, LOCK, #4, LIGHT SERIES	1	1 _
	920469	ITHERMAL JOINT COMPOUND	113103	1250
{37}1	1921090	IRUBIDIUM OSCILLATOR	155761	[FRS-814-102-1

REF DESIG	RACAL-DANA P/N	: DESCRIPTION	FSC	
C1	1110225	[CAP. AL. ELECT., 2200 UF. 50V	105397	ISME50T222M18X40LL
C2	1110225	ICAP, AL. ELECT., 2200 UF, 50V	105397	ISME50T222M18X4OLL
03	j 110126	ICAP, TANTA, 6.8UF, 35V, 20 PERCENT	105397	17355F685M035A5
24	1110143	ICAP, TANTA, 1 UF, 35V, 20 PERCENT	105397	17355A105M035AS
CR1	210004	DIOOE, SILICON	181349	1N4004
CR2	210004	0100E, SILICON	81349	114004
CR3	210004	1010DE, SILICON	181349	1N4004
CR4	210004	IDIODE, SILICON	181349	1N4004
CR5	1210004	TOTODE, SILICON	181349	1 1N4 004
CR6	210004]0100E, SILICON	181349	1N4004
J 2 1	601218	CONNECTOR, PWR, PLUG, 6-PIN	100779	9-350258-1
₹1	000241	IRES, CARBON, 240 OHM, 5 PERCENT, 1/4W	181349	IRC07GF241J
32	1001275	IRES, CARBON, 3.3K, 1/2W, 5PCT	181349	!RC20GF332J
3	1040260	IPOT, CERMET, 1K, 20PCT	73138	172XW1K
Г 1	1300106	ITRANSFORMER, 24V, 2A	195075	14050-1-524
J1 "	7230982	IC, LINEAR, 338 REGULATOR	127014	I LM338K
[9]4	610777	CABLE TIE	116956	108-432
	411858	[PCB, RUBIDIUM OSC P.S.(UNLOADED)	121793	411858
[12]1	1600796	THEATSINK, TESTER, T03-T066	153894	1425GI
	i 600842	INSULATOR, MICA	191833	14653
14 A/R	1500008	TUBING, SHRINK, . :2 ID. BLK	129005	!RNF-100-1-1/8
{16}4	1610533	INUT, PRESS, 6-32, SPLINE (4REQ'D)	146384	KF2-632
{17}2	1610899	TIE, CABLE, SELF-LOCKING, 1/16X2	158730	TY-232M
	i 615058	ISCREW, PPH, 6-32 X .312	i	
(20)2	1615059	ISCREW, PPH, 6-32 X .375	1	
{21}4	617115	TWASHER, FLAT, #6 (4 REQ'D)	I —	i –
{22}4	617128	IWASHER, LOCK, #6, LIGHT SERIES	i —	<u> </u>
	1920469	THERMAL JOINT COMPOUND	113103	1250
{24}1	1920804	ILABEL, HIGH VOLTAGE	121793	1920804

Contract				
g*************************************				
,				
ye was no	**			
SC Comments				
TI COMMINSTER				
- ET	-			
(1.1.) (1.1.)				
			,	
	,			

AMENDMENT

SLIDE RACK-MOUNT KIT INSTALLATION INSTRUCTIONS NOVEMBER, 1987

In recent slide rack-mount kits, the front and rear rackbrackets are the same size and each has only one screw slot. Otherwise, the installation procedure remains as described in the manual.

y ==		·		
; — }, ;				
	± -			
A STATE OF THE STA	g were			
			•	
Section 1				
According to	_			
		•		
:				
			•	
<u> </u>				

AMENDMENT

RACAL-DANA MODEL 1995/6. PUBLICATION NO. 900599 RACAL-DANA MODEL 1995/6-02M. PUBLICATION ND. 980607

February 3, 1989

Add to Table 7.1 - List of Supplies

FSC

34649

NAME :

Intel

Santa Clara, CA

Correct Motherboard Parts List (401725 & 401725-02M) 2. FSC and Mfg. P/N for U28.

FSC

: 34649

MFG. P/N : 8254-2

-							
		*					
Ö							
()	ye adorisa						
		1.9-					
. 8		-					
in the second of							
					-		*
					-		

AMENDMENT TO

1995/6 INSTRUCTION MANUAL PUBLICATION NO. 980599

April 28, 1989

1. Page 8-18, Correct manufacturers part number for U12. Should be: SN74LS148N

Ā			
	•		
in the second se			
()	ge stade one		
The second secon			
	-		

AMENDMENT

to the 1995/6 and 1995/6-02M Instruction Manuals Part numbers 980599 and 980607

June 14, 1989

This Amendment adds the Rubidium Frequency Standard, Option 04R, part number 404469.

Drawings included in this amendment:

404469 - Assembly, Rubidium Standard

404565 - Module Assembly, Rubidium Oscillator

401858 - PCB Assy., Rubidium Oscillator Power Supply

431858 - Schematic, Rubidium Oscillator Power Supply

Calibration Procedure on following page.

Option O4R Calibration Procedure

1) Connect equipment as shown in Figure 1.1




Figure 1.1


Counter Input/Control Settings

- a) Select FREQ A
- b) Select AC coupling, Input A
- c) Select 50 ohms impedance, Input A
- d) Set gate time of 100Sec
- 2) Allow sufficient time for equipment to stabilize

Note

Option 04R requires 4 minutes stabilization to obtain the following frequency accuracy: ±1x10E-9 of the final frequency(calibrated frequency), or the frequency before turn off, (if turn off was within 24 hours). The frequency will typically be within ±2x10E-11 of the final frequency after 1 hour. If the unit was not recently calibrated, the maximum frequency offset after one hour of operation would be: ±2x10E-11 warmup accuracy, ±2x10E-11 retrace. This assumes the last calibration was at the same ambient temperature.

3) Locate Option O4R frequency adjust access hole.



Note


The frequency of Option O4R may be adjusted over a range of approximately $\pm 2 \times 10 = 9$ by means of a 10 turn potentiometer accessible through the frequency adjust access hole.


4) Using a small screwdriver, slowly adjust the potentiometer while watching the counter display. Adjust the unit's output to the External Frequency Reference Standard ±5x10E-11 Hz.

STALE : NUNE

RACAL-DANA Instruments Inc. 4 600DYEAR, IRVINE CALIFORNIA 92714 (

4. PLCS





-

-

.

ZAAPRIY EVEN COATING OF THERMAL COMPORD (TEM "SS) TO BACK OF OSCILLATOR (TTIM" 37)
PHORE TO MOUNTING TO HEATSIAK (TEMMI).


到代...

404565

542E CODE 10FW1 NO D 21793 21793

SCALL FULL

COUNTETERP22) IS SUPPLIED WITH OSCILLATOR (ITEM 37). OF A SEA TIME OF THE STREET



(<u>T</u>)

SCALEINONE DETAIL A

(B)

5

(22) 2 Pl CS

(mma)




INSTALL, ITEM 21 (FLAT WASHERS) 4 PLCS, IEACH BETWEEN ITEM 22 (LOCKWASHER) AND ITEM IO (TRANSFORMER) AND IEACH BETWEEN ITEM IO (TRANSFORMER) AND ITEM II (PCB). \triangleleft

CUT TRANSFORMER LEAD NO. A TO APPROX INCHIG. COVER END WITH SLEEVING, ITEM 14.

INSTALL PRESS HUTS ON CIRCUIT SIDE.

REF. SCHEMATIC 431858.

NOTES UNLESS OTHERWISE SPECIFIED



.

	RACAL-DANA Fratruments Inc. 4 GOODYEAR, 1842NE CALFORNA 92714	SCHEM, RU. OSC. PWR SUPPLY	C 21793 431858 A	
--	---	----------------------------	------------------	--

List of Suppliers

	i FSC	SUPPLIER	
	00779	IAMP, INC. HARRISBURG, PA	
	05397	UNION CARBIDE CORP. (MATERIALS SYSTEMS DIV.) CLEVELAND. OHIO	1
	06915	(RICHCO PLASTIC CO. (CHICAGO, IL.	
	13103	THERMALLOY, INC. DALLAS, TEXAS	
	16956	DENNISON MFG. CO. FRAMINGTON, MA.	1
	21793	RACAL-DANA INSTRUMENTS INC. IRVINE, CA	!
	27014	NATIONAL SEMI-CONDUCTOR CORP. SANTA CLARA, CA	1
	27264	MOLEX PRODUCTS CO. DOWNERS GROVE, IL.	
	29005	ISTORM PRODUCTS CO. ILOS ANGELES. CA.	1
:::	46384	IPENN ENG. & MFG. CORP DOYLESTOWN, PA.	
	53387	ITHREE (3) M CO. IST. PAUL, MINNESOTA	!
1	53894	AHAM, INC. RANCHO CALIFORNIA, CA.	
!	55761	EFRATOM IRVINE, CA.	!
1	58730	ITHOMAS & BETTS CO. IELIZABETH, NJ.	
	70903	BELDEN CORP. CHICAGO, ILLINOIS]
1	73138	BECKMAN INSTRUMENTS FULLERTON, CA.	-
	78189	ILLINOIS TOOL WORKS. INC. (SHAKEPROOF DIV.) ELGIN, ILLINOIS	
ļ	81349	MILITARY SPECIFICATION	
	8C945	ELECTRONIZED CHEMICAL CORP. BALTIMORE, MD. DIVISION OF 3M (FSC 53387)	1
1	91833	KEYSTONE ELECTRONICS CORP. NEW YORK, NY.	
1	92194	ALPHA WIRE ELIZABETH. NEW JERSEY	
	95075	ENSIGN COIL CO. BURRIDGE. IL.	
			_